# UNIVERSITI KUALA LUMPUR <br> Malaysia France Institute 

## FINAL EXAMINATION <br> SEPTEMBER 2014 SESSION

| SUBJECT CODE | $:$ FSD23102 |
| :--- | :--- |
| SUBJECT TITLE | $:$ MICROPROCESSOR |
| LEVEL | $:$ DIPLOMA |
| TIME / DURATION | $:$(2.00 PM - 4.00 PM |
| DATE | $: 10$ JANUARY 2015 |

INSTRUCTIONS TO CANDIDATES

1. Please read the instructions given in the question paper CAREFULLY.
2. This question paper is printed on both sides of the paper.
3. Please write your answers on the answer booklet provided.
4. Answer should be written in blue or black ink except for sketching, graphic and illustration.
5. This question paper consists of TWO (2) sections. Section A and B. Answer all questions in Section A. For Section B, answer two (2) questions only.
6. Answer all questions in English.

## SECTION A (Total: 60 marks)

INSTRUCTION: Answer ALL questions.
Please use the answer booklet provided.

## Question 1

(a) List three (3) devices containing microprocessor.
(b) List three (3) main components in Microprocessor System?
(c) Explain the function of memory in microprocessor based system.
(2 marks)
(d) List and briefly explain two (2) types of memory in microprocessor based system.
(e) Figure 1 shows the CPU and Memory condition during CPU Execution Cycle. Based on the figure, answer the following questions.

| CPU | Memory |  |
| :---: | :---: | :---: |
|  | \$1000 | Instruction \#1 |
| Control | \$1001 | Instruction\#1 |
|  | \$1002 | Instruction \#2 |
| Instruction Register | \$1003 | Instruction \#2 |
| - | \$1004 | Instruction \#3 |
| Data Registers | \$1005 | Instruction \#3 |
|  | \$1006 | Empty |
|  | \$1007 | Data \#1 |
|  | \$1008 | Data \#2 |
|  | \$1009 | Data \#3 |
| Program Counter |  |  |
| \$1002 |  |  |

Figure 1: CPU and memory contents during CPU Execution Cycle
i. Explain details on each step of Fetch and Decode cycle on the instruction that will be executed.
ii. Briefly explain on the function of CPU.

## Question 2

(a) Fill in the blanks with correct answers for the following questions:
i. M68000 is capable working with three main data sizes. The .B, .W and .L terms stand for $\qquad$ , $\qquad$ and $\qquad$ -
ii. The function of Condition Code Register is $\qquad$ . This register consist of 5 bits flags which are $\qquad$ .
iii. $\qquad$ is reserved for Stack Pointer. In Stack Pointer, it call $\qquad$ to put items on to stack and $\qquad$ to take items from stack in $\qquad$ basis.
(4 marks)
iv. The function of Address Register is $\qquad$ .
(2 marks)
(b) Figure 2 shows the Pin Assignment for M68000 microprocessor. Based on this figure, answer the following questions:


Figure 2: Pin Assignment for M68000 microprocessor.
i. Describe the function of CLK pin.
ii. Explain the function of R/W pin and list all the three states.
iii. UDS pin in Asynchronous Bus Control, controlling the while LDS pin controlling the $\qquad$ .

## Question 3

Convert and perform the arithmetic operation below. You are required to show the conversion procedure algorithmically.
(a) Convert 44 to binary form.
(b) Perform below calculation. Prove your answers with binary calculation representation.

$$
\$ 3 A 9+\$ 162
$$

(c) Convert the hexadecimal number \$FA to decimal form in representation of:
i. Unsigned Number
ii. Signed Number
(d) By using two's complement binary arithmetic, perform the following operation.

Note: Your calculations should be in 8-bit format for integer numbers.
\$C8-66
(e) Based on your answer in Question 3 (d), state the status of C-bit and Z-bit in Condition Code Register and justify your answer.
(2 marks)
(f) The Status Register contains of \$278C. Show the state of Supervisor Flag, Overflow Flag and Carry Flag.

## SECTION B (Total: 40 marks) <br> INSTRUCTION: Answer TWO (2) questions only

Please use the answer booklet provided.

## Question 4

(a) Figure 3 shows the initial values of Address Registers, Data Registers and memory locations in M68000 microprocessor. Based on the figure, answer the following questions.

| Initial Values for Address \& Data Registers | Initial Memory |  |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { A0 }=\$ 100101 \\ & \text { A1 }=\$ 100106 \\ & \text { A2 }=\$ 40040 \mathrm{~A} \\ & \text { D0 }=\$ 00006711 \\ & \text { D1 }=\$ 2424 \mathrm{AADD} \\ & \text { D2 }=\$ 87876565 \\ & \text { D3 }=\$ 00 \mathrm{~A} 1 \mathrm{~B} 2 \mathrm{C} 3 \end{aligned}$ | \$100100 | \$AB |
|  | \$100101 | \$63 |
|  | \$100102 | \$98 |
|  | \$100103 | \$00 |
|  | \$100105 | \$00 |
|  | \$100106 | \$79 |
|  | ........... | $\ldots$ |
|  | .......... | ...... |
|  | \$40040A | \$FF |
|  | \$40040B | \$FF |
|  | \$40040C | \$FF |
|  | \$40040D | \$FF |

Figure 3: Initial Values of Address Registers, Data Registers and Memory.

Explain and show the contents of the affected registers or memory address when each of the following instructions is executed. Each instruction is executed independently from each other. The initial values of the registers and memory are the same before each instruction is executed.
i. MOVE.L D1, (A2)
ii. MOVE.B \$05(A0), D2
iii. ADD.B D0, D3
(2 marks)
iv. MOVE.L \$100100, D0
(2 marks)
(b) Answer the questions based on the following assembly language instruction:

```
MOVE.W #$98BF, $37(A2,D1.W)
```

i. List the addressing mode type.
ii. If A2 contains the value of $\mathbf{\$ 0 0 0 0 1 0 0 0}$ and D1 with $\$$ ABCD1111, compute the effective address and show the contents of affected memory address after the instruction is executed.
(3 marks)
iii. If that data size for the given instruction has been changed from word to longword, show the contents of affected memory address after the new instruction is executed.
(2 marks)
(c) Construct a complete assembly language programs to add these three data $\$ 70, \$ 58$ and $\$ \mathbf{A 2}$ using byte addition. Calculate the final result after your programs has been executed.
(5 marks)

## Question 5

(a) Identify the type of addressing mode in each of the following instructions:

| i. | MOVE.B | D3, D3 |
| :--- | :--- | :--- |
| ii. | MOVE.B | D2, (A1)+ |
| iii. | ADD.W | $\$ 20(A 1, D 1 . W)$, D6 |
| iv. | MOVE.L | $\# \$ A C A D 4569$, D0 |

(b) If the longword value $\$ 9876 \mathrm{ABCD}$ is stored in memory beginning at address $\$ 9000$, determine the data contents in memory address \$9001 and \$9003.
(c) If D1 and D2 contain $\$ 12345678$ and $\$ 11111111$ respectively, explain the result of the following instructions:
i. SUB.W
D2, D1
ii. CMP.W
D2, D1
(4 marks)
(d) Construct a complete assembly language programs to copy twelve (12) bytes of data starting from memory locations \$200200 to memory locations starting \$300200. Consider the following assembly language programs for the data contain starting from memory location \$200200 and continue the programs with your answers.

$$
\begin{array}{ll}
\text { ORG } & \$ 200200 \\
\text { DC.B } & \$ 45, \$ 76, \$ 45, \$ 48, \$ 75 \\
\text { DC.B } & \$ 95, \$ 77, \$ 55, \$ 58, \$ 85 \\
\text { DC.B } & \$ 85, \$ 86
\end{array}
$$

(10 marks)

## Question 6

(a) Figure 4 shows the assembly language programs with memory address after the instructions source has been assembled.

```
LINE :
\begin{tabular}{|c|c|c|c|c|c|}
\hline 00001000 & & 1 & & ORG & \$1000 \\
\hline 00001000 & & 2 & START: & & \\
\hline 00001000 & & 3 & & & \\
\hline 00001000 & =0000A78D & 4 & NUM1 EQU & \$A78D & \\
\hline 00001000 & =0000F10C & 5 & NUM2 EQU & \$F10C & \\
\hline 00001000 & 303C A78D & 6 & & MOVE.W & \#NUM1, DO \\
\hline 00001004 & 323C F10C & 7 & & MOVE.W & \#NUM2, D1 \\
\hline 00001008 & 207C 00400400 & 8 & & MOVEA.L & \#\$400400, A0 \\
\hline 0000100E & 1210 & 9 & & MOVE.B & (A0), D1 \\
\hline 00001010 & 3010 & 10 & & MOVE.W & (A0), D0 \\
\hline 00001012 & & 11 & & & \\
\hline 00400400 & & 12 & & ORG & \$400400 \\
\hline \(00400400=\) & 64 BE & 13 & & DC.W & \$64BE \\
\hline 00400402 & & 14 & & END & START \\
\hline
\end{tabular}
```

Figure 4: Assembly language programs with memory address

Based on Figure 4, answer the following questions:
i. State the contents of Program Counter before execution of the first instruction.
(1 mark)
ii. After execution of Line 6 and 7, show the contents that will be stored in D0 and D1.
(2 marks)
iii. Find the memory location where data \$64BE has been stored.
(2 marks)
iv. After execution of Line 9 and 10, find the data that will be stored in D0 and D1. Briefly explain on the differences in result obtained.
(3 marks)
v. Differentiate between the instruction MOVE and MOVEA.
(2 marks)
(b) Construct an assembly language program to inspect the contents of memory location $\$ 500000$. If the contents are lower than 40, multiply the value with 2 and store the result in memory location $\$ 500200$. Otherwise, divide it with 2 and store the result in location $\$ 500300$.
(10 marks)

## END OF QUESTIONS

APPENDIX 1：M68K Datasheet

| Opcode | Size | Operand | CCR |  | Effectiv | tive A | Addres | S s＝s | sourc | destina | ion， $\mathrm{e}=$ | e＝either | is | splacement |  | Operation | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BWL | s．d | XNzvc | Dn | An（ 4 | （An） | （An）＋ | －（An） | （i，An） | （iAn，Rn） | abs．W｜ | abs．L | （iPC） | （iPC，Rn） | \＃n |  |  |
| ABCD | B | $\begin{array}{\|l\|} \hline D y, D x \\ -(A y)-(A x) \end{array}$ | ＊U＊U＊ | － | － | - | - | $8$ |  | － |  | － | － |  |  | $\begin{aligned} & D y_{10}+D x_{10}+X \rightarrow D x_{10} \\ & -(A y)_{0}+-(A x)_{10}+X \rightarrow-(A x)_{10} \end{aligned}$ | Add BCD source and eXtend bit to destination，BCD result |
| $\mathrm{ADD}^{4}$ | BWL | $\begin{aligned} & \text { s.Dn } \\ & \text { inn,d } \end{aligned}$ | ＊＊＊＊＊ | $\begin{array}{\|l\|l\|l\|l\|} \hline \end{array}$ | $\left\|\begin{array}{c} s \\ d^{4} \end{array}\right\|$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & \text { s } \\ & \text { d } \end{aligned}$ | $\mathrm{d}$ | $\begin{aligned} & s \\ & \text { d } \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \\ & \hline \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $s$ | s | $s^{4}$ | $\begin{aligned} & s+D_{n} \rightarrow D_{n} \\ & D_{n}+d \rightarrow d \end{aligned}$ | Add binary（ADDI or ADDD is used when source is \＃n．Prevent ADDQ with \＃n．L） |
| ADDA $^{4}$ | WL | s．An |  | s | e | s | s | s | s | s | s | s | s | s | s | $\mathrm{s}+\mathrm{An} \rightarrow \mathrm{An}$ | Add address（W sign－extended to ．L） |
| ADOI $^{4}$ | BWL | \＃n，d |  | d | － | d | d | d | d | d | d | d | － | － | s | $\#{ }^{n}+\mathrm{d} \rightarrow \mathrm{d}$ | Add immediate to destination |
| $\mathrm{ADDO}^{4}$ | BWL | \＃n，d |  | d | d | d | d | d | d | d | d | d | － | － | s | $\#_{n}+d \rightarrow d$ | Add quick immediate（\＃n range：I to 8） |
| ADDX | BWL | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { yy.Dx } \\ -(A y)-(A x) \end{array} \\ \hline \end{array}$ | ＊＊＊＊＊ | － | $-$ |  |  | \& |  | － |  |  |  |  |  | $\begin{aligned} & D y+D x+X \rightarrow D x \\ & -(A y)+-(A x)+X \rightarrow-(A x) \end{aligned}$ | Add source and eXtend bit to destination |
| $\mathrm{AND}^{4}$ | BWL | $\begin{array}{\|l} \hline \text { s.Dn } \\ \text { Dn,d } \end{array}$ | －＊＊00 | $\begin{array}{\|l\|l} \mathrm{e} \\ \mathrm{e} \\ \hline \end{array}$ | $-1$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | d | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & \text { d } \end{aligned}$ | $\begin{aligned} & s \\ & d \\ & \hline \end{aligned}$ | $\begin{aligned} & s \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | s | s | $s^{4}$ | $\begin{aligned} & \text { s AND Dn } \rightarrow \text { Dn } \\ & \mathrm{Dn}_{\mathrm{n}} \text { AND } \mathrm{d} \rightarrow \mathrm{~d} \end{aligned}$ | Logical AND source to destination （ANDI is used when source is \＃n） |
| ANDI ${ }^{4}$ | BWL | \＃n，d | ＊00 | d | － | d | d | d | d | d | d | d | － | － | s | \＃n ANOd $\rightarrow$ d | Logical AND immediate to destination |
| $\mathrm{ANDI}^{4}$ | B | \＃n，CCR | \＃\＃ | － | － | － | － | － | － | － | － | － | － | － | s | \＃n AND CCR $\rightarrow$ CCR | Logical AND immediate to CCR |
| $\mathrm{ANDI}^{4}$ | W | \＃n，SR | \＃\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | $s$ | \＃n AND SR $\rightarrow$ SR | Logical AND immediate to SR（Privileged） |
| $\begin{aligned} & \text { ASL } \\ & \text { ASR } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { BWL } \\ W \\ \hline \end{array}$ |  | ＊＊＊＊＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{~d} \end{aligned}$ | $-1$ | j | $d$ | $d$ | $d$ | $d$ | $j$ |  |  |  | s |  | Arithmetic shift Dy by Dx bits left／right Arithmetic shift Dy \＃n bits L／R（\＃n：I to 8） Arithmetic shift ds I bit left／right（．W only） |
| Bcc | BW ${ }^{3}$ | address $^{2}$ |  | － | － | － | － | － | － | － | － | － | － | － | － | if cce true then address $\rightarrow$ PC | Branch conditionally（ce table on back） （8 or 16 －bit $\pm$ offset to address） |
| BCHG | B L | $\begin{aligned} & \begin{array}{l} \text { Dn,d } \\ \text { \#n,d } \end{array} \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \mathrm{e} \\ \mathrm{~d}^{\mathrm{d}} \\ \hline \end{array}$ | $-$ | $\begin{array}{\|l\|} \hline d \\ \hline d \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | d | $\begin{aligned} & d \\ & d \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | $s$ | NOT（bit number of d）$\rightarrow z$ NOT（bit $n$ of d）$\rightarrow$ bit n of d | Set $Z$ with state of specified bit in $d$ then invert the bit ind |
| BCLR | B L | $\begin{aligned} & \text { On,d } \\ & \text { \#n,d } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \mathrm{e}^{\prime} \\ \mathrm{d}^{\prime} \end{array}$ | $-$ | $\begin{array}{\|l} \hline d \\ d \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | $s$ | $\begin{aligned} & \text { NOT(bit number of } \mathrm{d}) \rightarrow z \\ & 0 \rightarrow \text { bit number of } \mathrm{d} \end{aligned}$ | Set $Z$ with state of specified bit in $d$ then clear the bit in d |
| BRA | BW ${ }^{3}$ | address $^{2}$ |  | － | － | － | － | － | － | － | － | － | － | － | － | address $\rightarrow$ PC | Branch always（8 or 16－bit $\pm$ offset to addr） |
| BSET | B L | $\begin{aligned} & \begin{array}{l} \text { Dn,d } \\ \# n, d \end{array} \\ & \# n_{1} \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \mathrm{e}^{\mathrm{d}} \\ \mathrm{~d}^{\prime} \end{array}$ |  | $\begin{array}{\|l\|} \hline d \\ d \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\mathrm{d}$ | d | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | $s$ | $\begin{aligned} & \text { NOT( bit } n \text { of }) \rightarrow z \\ & 1 \rightarrow \text { bitn of } d \end{aligned}$ | Set $Z$ with state of specified bit in $d$ then set the bit ind |
| BSR | BW ${ }^{3}$ | address $^{2}$ |  | － | － | － | － | － | － | － | － | － | － | － | － | PC $\rightarrow$－（SP）：address $\rightarrow$ PC | Branch to subroutine（8 or 15 －bit $\pm$ offset） |
| BTST | B L | $\begin{aligned} & \text { Dn,d } \\ & \# n, d \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \mathrm{e}^{\mathrm{d}} \\ \mathrm{~d}^{\prime} \end{array}$ |  | $\begin{array}{\|l\|} \hline \mathrm{d} \\ \mathrm{~d} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | d | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | d | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $s$ | $\begin{aligned} & \text { NOT( bit Dn of d) } \rightarrow z \\ & \text { NOT(bit \#n of } d) \rightarrow z \end{aligned}$ | Set $Z$ with state of specified bit in d Leave the bit in d unchanged |
| CHK | W | s．Dn | －＊uUu | e | － | s | s | s | s | s | s | s | s | s | s | if $\mathrm{Dn}<\mathrm{D}$ or Dn＞s then TRAP | Compare Dn with 0 and upper bound［s］ |
| CLR | BWL | d | －0100 | d | － | d | d | d | d | d | d | d | － | － | － | $0 \rightarrow$ d | Clear destination to zero |
| $\mathrm{CMP}^{4}$ | BWL | s．Dn | －＊＊＊＊ | \＆ | $\mathrm{s}^{4}$ | s | s | s | s | s | s | s | s | s | $\mathrm{s}^{4}$ | set CCR with Dn－s | Compare Dn to source |
| CMPA $^{+}$ | WL | s．An | －＊＊＊＊ | s | e | s | s | s | s | s | s | s | s | s | s | set CCR with An－s | Compare An to source |
| CMPI ${ }^{4}$ | BWL | \＃n，d | －＊＊＊＊ | d | －d | d | d | d | d | d | d | d | － | － | s | set CCR with d－\＃n | Compare destination to \＃n |
| CMPM $^{4}$ | BWL | （Ay）＋，（Ax）＋ |  | － | － | － | \＆ | － | － | － | － | － | － | － | － | set CCR with（Ax）－（Ay） | Compare（Ax）to（Ay）：Increment Ax and Ay |
| DBce | W | Dn，addres ${ }^{2}$ |  | － | － | － | － | － | － | － | － | － | － | － | － | $\begin{aligned} & \text { if ce false then }\left\{D_{n-1} \rightarrow D_{n}\right. \\ & \text { if } \left.\mathrm{Dn}_{\mathrm{n}}>-1 \text { then addr } \rightarrow P C\right\} \end{aligned}$ | Test condition，decrement and branch （16－bit $\pm$ offset to address） |
| DIVS | W | s．Dn | －＊＊＊0 | 8 | － | s | s | s | s | s | s | s | s | s | s | $\pm 32 \mathrm{bit} \mathrm{Dn} / \pm 16 \mathrm{~b}$ its $\rightarrow \pm \mathrm{Dn}^{\text {n }}$ | Dn $n=$［16－bit remainder，16－bit quotient ］ |
| DIVU | W | s．Dn | ＊＊ | 8 | － | $s$ | s | s | s | 5 | s | s | s | $s$ | 5 | 32 bit Dn／IGbit s $\rightarrow$ Dn | $\mathrm{D}_{\mathrm{n}}=$［16－bit remainder， 16 －bit quotient ］ |
| EQR ${ }^{4}$ | BWL | Dn，d | ＊＊00 | 8 | － | d | d | d | d | d | d | $d$ | － | － | $\mathrm{s}^{4}$ | Dn X RRd $\rightarrow$ d | Logical exclusive DR Dn to destination |
| EQRI ${ }^{4}$ | BWL | \＃n，d | 00 | d | － | d | d | d | d | d | d | d | － | － | s | \＃n X OR d $\rightarrow$ d | Logical exclusive DR \＃n to destination |
| EQRI ${ }^{4}$ | B | \＃n，CCR | \＃\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | s | \＃n XDR CCR $\rightarrow$ CCR | Logical exclusive DR \＃n to CCR |
| EQRI ${ }^{4}$ | W | \＃n，SR | \＃\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | 5 | $\# \cap \mathrm{XOR} \mathrm{SR} \rightarrow$ SR | Logical exclusive DR \＃n to SR（Privileged） |
| EXK | L | Rx．Ry |  | 8 | 8 | － | － | － | － | － | － | － | － | － |  | register $\leftarrow \rightarrow$ register | Exchange registers（32－bit only） |
| EXT | WL | Dn | ＊＊00 | d | － | － | － | － | － | － | － | － | － | － |  | Dn．B $\rightarrow$ Dn．W｜ Dn．$^{\text {W }} \rightarrow$ D $\mathrm{n} . \mathrm{L}$ | Sign extend（change ．B to．W or．W to ．L） |
| ｜lLEGAL |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － |  | PC $\rightarrow$－（SSP）：SR $\rightarrow$－（SSP） | Generate Illegal Instruction exception |
| JMP |  | d | －－－ | － | －d | d | － | － | d | d | d | d | d | d |  | Td $\rightarrow$ PC | Jump to effective address of destination |
| JSR |  | d | －－－－ | － | －d | d | － | － | d | d | d | d | d | d |  | PC $\rightarrow$－（SP）：$\uparrow$ d $\rightarrow$ PC | push PC．jump to subroutine at address d |
| LEA | ［ | s．An | －－－－－ | － | e | s | － | － | s | s | s | s | s | s | － | $\mathrm{T}_{\text {s }} \rightarrow$ An | Load effective address of s to An |
| LINK |  | An，\＃n |  | － | － | － | － | － | － | － | － | － | － | － | － | $\begin{aligned} & \text { An } \rightarrow-(S P): S P \rightarrow A n ; \\ & \text { SP }+\# n \rightarrow \text { SP } \end{aligned}$ | Create local workspace on stack （negative n to allocate space） |
| $\begin{array}{\|l\|} \hline \text { LSL } \\ \text { LSR } \end{array}$ | $\begin{array}{\|c\|} \hline \text { BWL } \\ W \\ \hline \end{array}$ |  | ＊＊＊0＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{~d} \end{aligned}$ |  | d | $d$ | $d$ | $\mathrm{d}$ | $d$ | $d$ | d |  |  | s |  | Logical shift Dy．Dx bits left／right Logical shift Dy．\＃n bits L／R（\＃n：I to 8） Logical shift dI bit left／right（W only） |
| MOVE ${ }^{4}$ | BWL | s．d | －＊＊00 | e | $\mathrm{s}^{4}$ | e | 8 | e | e | e | e | e | s | s | $\mathrm{s}^{4}$ | $s \rightarrow$ d | Move data from source to destination |
| MOVE | W | s．CCR | \＃ミミミミ | s | － | s | s | s | s | s | s | s | s | s | s | $s \rightarrow$ CCR | Move source to Condition Code Register |
| MOVE | W | s．SR | \＃\＃ミ\＃\＃ | s | － | s | s | s | s | s | S | s | s | s | s | $s \rightarrow$ SR | Move source to Status Register（Privileged） |
| MOVE | W | SR，d | －－－－－ | d | － | d | d | d | d | d | d | $\bigcirc$ | － | － |  | SR $\rightarrow$ d | Move Status Register to destination |
| MOVE | L | $\begin{array}{\|l} \text { USP,An } \\ \text { An,USP } \end{array}$ |  |  | $\begin{aligned} & \hline d \\ & s \\ & \hline \end{aligned}$ |  |  |  |  | － |  | － |  | － | － | $\begin{aligned} & \text { USP } \rightarrow \text { An } \\ & \text { An } \rightarrow \text { USP } \end{aligned}$ | Move User Stack Pointer to An（Privileged） Move An to User Stack Pointer（Privileged） |
|  | BWL | s．d | xnzvc | Dn | An（a） | （An） | （An）＋ | －（An） | （i，An） | （iAn，Rn） | abs．W | abs．L | （iPC） | （iPC．Rn） | \＃n |  |  |

APPENDIX 1: M68K Datasheet (continue)

| Opcode | Size | Dperand | CCR | Effective Address s=source, d=destination, e=either. i=displacement |  |  |  |  |  |  |  |  |  |  |  | Operation | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BWL | s.d | XNzvC | Dn | An | (An) | (An)+ | -(An) | (i, An) | (iAn,Rn) | abs.W | abs.L | (iPC) | (iPC,Rn) | \#n |  |  |
| MOVEA ${ }^{4}$ | WL | s.An |  | s | e | s | s | s | s | s | s | s | s | s | s | $s \rightarrow$ An | Move source to An (MOVE s.An use MOVEA) |
| MOVEM ${ }^{+}$ | WL | Rn-Rn,d s. Rn-Rn |  |  | $-1$ | $\begin{array}{\|l} \hline d \\ s \\ \hline \end{array}$ | $s$ |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | $\begin{aligned} & d \\ & \mathrm{~s} \end{aligned}$ | $\begin{aligned} & d \\ & s \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | $\mathrm{s}$ | $s$ |  | $\begin{aligned} & \text { Registers } \rightarrow \mathrm{d} \\ & s \rightarrow \text { Registers } \end{aligned}$ | Move specified registers to/from memory (.W source is sign-extended to. L for Rn) |
| MOVEP | WL | $\begin{aligned} & \text { (On,(i,An) } \\ & (\mathrm{iAn}), \mathrm{Dn}_{n} \end{aligned}$ |  | $\begin{aligned} & s \\ & d \end{aligned}$ | - | - |  |  | $\begin{aligned} & d \\ & s \end{aligned}$ | - |  |  |  |  |  | $\begin{aligned} & D_{n} \rightarrow(\mathrm{i}, \mathrm{An}) .(\mathrm{i}+2, \mathrm{An}) .(\mathrm{i}+4, \mathrm{~A} \\ & (\mathrm{i}, \mathrm{An}) \rightarrow D_{n} .(\mathrm{i}+2, \mathrm{An}) \ldots(\mathrm{i}+4, \mathrm{~A} \end{aligned}$ | Move Dn to/from alternate memory bytes (Access only even or odd addresses) |
| MOVEC ${ }^{\text {a }}$ | [ | \#n, Dn | *00 | d | - | - | - | - | - | - | - | - | - | - | $s$ | $\# n \rightarrow$ Dn | Move sign extended 8-bit \#n to Dn |
| MULS | W | s. Dn | -**00 | e | - | s | s | s | s | s | s | s | s | s | s | $\pm 16 \mathrm{bits}{ }^{*} \pm 16 \mathrm{~b}$ it $\mathrm{On} \rightarrow \pm \mathrm{Dn}$ | Multiply signed 16-6it; result: signed 32-bit |
| MULU | W | s.Dn | -**00 | 8 | - | s | s | s | s | s | s | s | s | s | $s$ | Ifbit s * 1abit $\mathrm{On} \rightarrow$ Dn | Multiply unsig'd 16-bit; result: unsig'd 32-bit |
| NBCD | B | d | *U*U* | d | - | d | d | d | $d$ | d | d | d | - | - | - | $0-d_{0}-X \rightarrow d$ | Negate BCD with eXtend, BCD result |
| NEG | BWL | d | ***** | d | - | d | d | d | d | d | d | d | - | - | - | $0-\mathrm{d} \rightarrow \mathrm{d}$ | Negate destination (2's complement) |
| NEGX | BWL | d | ***** | d | - | d | d | d | d | d | d | d | - | - | - | $0-\mathrm{d}-\mathrm{X} \rightarrow \mathrm{d}$ | Negate destination with eXtend |
| NOP |  |  | ------ | - | - | - | - | - | - | - | - | - | - | - | - | None | No operation occurs |
| NOT | BWL | d | **00 | d | - | d | d | d | d | d | d | d | - | - |  | $\mathrm{NOT}(\mathrm{d}) \rightarrow \mathrm{d}$ | Logical NOT destination (l's complement) |
| $0 R^{4}$ | BWL | $\begin{aligned} & \text { s.Dn } \\ & \text { Dn,d } \end{aligned}$ | *00 | $\begin{aligned} & 8 \\ & 8 \\ & \hline \end{aligned}$ | $-$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\mathrm{d}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & \text { d } \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | s | s | $s^{4}$ | $\begin{aligned} & s \text { sRDn } \rightarrow \text { Dn } \\ & \text { Dn } \mathrm{R} R \mathrm{~d} \rightarrow \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \text { Logical OR } \\ & \text { (ORI is used when source is \#n) } \end{aligned}$ |
| OR1 ${ }^{\text { }}$ | BWL | \#n,d | -**00 | d | - | d | d | d | d | d | d | $d$ | - | - | s | \#n ORd $\rightarrow$ d | Logical OR \#n to destination |
| OR1 ${ }^{\text {4 }}$ | B | \#n,CCR | \#\#\#\#\# | - | - | - | - | - | - | - | - | - | - | - | s | \#n OR CCR $\rightarrow$ CLR | Logical UR \#n to CCR |
| ORI ${ }^{4}$ | W | \#n.SR | \#\#\#\# | - | - | - | - | - | - | - | - | - | - | - | $s$ | \#n $\mathrm{RRSR} \rightarrow$ SR | Logical UR \#n to SR (Privileged) |
| PEA | L | s | ----- | - | - | s | - | - | s | s | s | s | s | s | - | $\mathrm{T}_{s} \rightarrow$-(SP) | Push effective address of s onto stack |
| RESET |  |  | --- | - | - | - | - | - | - | - | - | - | - | - | - | Assert RESET Line | Issue a hardware RESET (Privileged) |
| $\begin{aligned} & \hline \text { ROL } \\ & \text { ROR } \end{aligned}$ | $\begin{gathered} \hline \text { BWL } \\ W \\ \hline \end{gathered}$ |  | ***0* | $\begin{aligned} & e \\ & d \end{aligned}$ | $-$ | $\begin{aligned} & - \\ & d \end{aligned}$ | $\mathrm{d}$ | j | $\begin{aligned} & - \\ & d \end{aligned}$ | $d$ | $\begin{aligned} & - \\ & d \end{aligned}$ | d |  | - | - | $\stackrel{\square}{\square}$ | Rotate Dy. Dx bits left/right (without X) Rotate Dy. \#n bits left/right (\#n: 1 to 8) Rotate d 1-bit left/right (.W only) |
| $\begin{array}{\|l\|} \hline R D X L \\ R D X R \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { BWL } \\ W \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 0 x, D y \\ \# n, D y \\ \text { \#n. } \\ \hline \end{array}$ | ***0* | $\begin{aligned} & e \\ & d \end{aligned}$ | $\begin{aligned} & - \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & d \end{aligned}$ | $\mathrm{d}$ | $d$ | d | $d$ | $j$ | d |  |  | - |  | Rotate Dy. Dx bits L/R, Xused then updated Rotate Dy. \#n bits leff/right (\#n: 1 to 8 ) Rotate destination I-bit left/right (W only) |
| RTE |  |  | \#\#\#\#\# | - | - | - | - | - | - | - | - | - | - | - | - | $(S P)+\rightarrow$ SR; ( $(\mathrm{SP}$ ) $+\rightarrow$ PC | Return from exception (Privileged) |
| RTR |  |  | \#\#\#\#\# | - | - | - | - | - | - | - | - | - | - | - | - | $(\mathrm{SP})+\rightarrow$ CLR. (SP) $+\rightarrow$ PC | Return from subroutine and restore CCR |
| RTS |  |  | ----- | - | - | - | - | - | - | - | - | - | - | - |  | (SP) $+\rightarrow$ PC | Return from subroutine |
| SBCD | B | $\begin{aligned} & \hline \begin{array}{l} \text { yy. } \mathrm{Dx} \\ -(A y)-(A x) \end{array} \\ & \hline \end{aligned}$ | *U*U* | e |  |  |  | e |  | - |  |  |  |  | $\begin{aligned} & -1 \\ & - \\ & \hline \end{aligned}$ | $\begin{aligned} & D x_{0}-D y_{10}-X \rightarrow D x_{10} \\ & -(A x)_{10^{-}}-(A y)_{10}-X \rightarrow-(A x)_{10} \end{aligned}$ | Subtract BCD source and eXtend bit from destination, BCD result |
| Scc | B | d |  | d | - | d | d | d | d | d | d | d | - | - | - | $\begin{array}{r} \text { If cc is true then I's } \rightarrow \mathrm{d} \\ \text { else } \mathrm{D} \text { 's } \rightarrow \mathrm{d} \end{array}$ | $\begin{aligned} \text { If ce true then d.B } & =11111111 \\ \text { else d.B } & =00000000 \end{aligned}$ |
| STIP |  | \#n | \#\#\#\#\# | - | - | - | - | - | - | - | - | - | - | - | $s$ | \#n $\rightarrow$ SR; STLP | Move \#n to SR, stop processor (Privileged) |
| SUB ${ }^{4}$ | BWL | $\begin{aligned} & \text { s.Dn } \\ & \text { Dn,d } \end{aligned}$ |  | $\begin{aligned} & \hline \mathrm{e} \\ & \mathrm{e} \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline s \\ d^{4} \end{array}$ | $\begin{aligned} & s \\ & \text { d } \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | d | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & s \\ & d \\ & \hline \end{aligned}$ | $\begin{aligned} & s \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { s } \\ & \text { d } \end{aligned}$ | s | s | $s^{4}$ | $\begin{aligned} & \mathrm{Dn}_{\mathrm{n}} \rightarrow \mathrm{~s} \rightarrow \mathrm{Dn} \\ & \mathrm{~d}-\mathrm{Dn} \rightarrow \mathrm{~d} \end{aligned}$ | Subtract binary (SUBI or SUBC used when source is \#n. Prevent SUBC with \#n.L) |
| SUBA ${ }^{4}$ | WL | s.An |  | s | e | s | s | s | s | s | s | $s$ | s | s | s | An-s $\rightarrow$ An | Subtract address (.W sign-extended to .L) |
| SUBI ${ }^{4}$ | BWL | \#n,d | ***** | d | - | d | d | d | d | d | d | d | - | - | $s$ | $d-\# n \rightarrow d$ | Subtract immediate from destination |
| SUBC ${ }^{4}$ | BWL | \#n,d | ***** | d | d | d | d | d | d | d | d | d | - | - | s | $d-\# n \rightarrow d$ | Subtract quick immediate (\#n range: 1 to 8) |
| SUBX | BWL | $\begin{array}{\|l\|} \hline 0 y, D x \\ -(A y)-(A x) \end{array}$ | ***** | - |  |  |  |  |  | - |  |  | - | - | - | $\begin{aligned} & D x-D y-X \rightarrow D x \\ & -(A x)-(A y)-X \rightarrow-(A x) \end{aligned}$ | Subtract source and extend bit from destination |
| SWAP | W | Dn | -**00 | d | - | - | - | - | - | - | - | - | - | - | - | bits[31:16] $\leftarrow \rightarrow$ bits[15:0] | Exchange the 16-bit haves of Dn |
| TAS | B | d | -**00 | d | - | d | d | $d$ | d | d | d | $d$ | - | - | - | test d $\rightarrow$ CCR: $1 \rightarrow$ bit7 of d | N and Z set to reflect d, bit7 of d set tol |
| TRAP |  | \#n |  | - | - | - | - | - | - | - | - | - | - | - | $s$ | $\begin{aligned} & \begin{array}{l} \text { PC } \rightarrow \text {-(SSP):SR } \rightarrow \text {-(SSP); } \\ \text { (vector table entry) } \rightarrow \text { PC } \end{array} \end{aligned}$ | Push PC and SR, PC set by vector table \#n (\#n range: O to 15 ) |
| TRAPV |  |  | ----- | - | - | - | - | - | - | - | - | - | - | - | - | If V then TRAP \#7 | If overflow, execute an Dverflow TRAP |
| TST | BWL | d | -**00 | d | - | $d$ | d | $d$ | d | d | d | d | - | - | - | test d $\rightarrow$ CCR | $N$ and Z set to reflect destination |
| UNLK |  | An | ----- | - | d | - | - | - | - | - | - | - | - | - | - | An $\rightarrow$ SP: (SP)+ $\rightarrow$ An | Remove local workspace from stack |
|  | BWL | s.d | xNzvC | Dn | An | (An) | $($ An) + | -(An) | (i, A n) | (iAn,Rn) | abs.W | abs. 1 | (iPC) | (iPC,Rn) | \#n |  |  |


| Condition Tests (+ - RR, ! NOT, ¢ X XR: " Unsigned, ${ }^{2}$ Alternate cc ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CL | Condition | Test | CC | Condition | Test |
| T | true | 1 | VC | overflow clear | !V |
| F | false | 0 | VS | overflow set | V |
| $\mathrm{Hl}^{4}$ | higher than | $!(C+\square)$ | PL | plus | ! N |
| LS ${ }^{\text {u }}$ | lower or same | C+ 2 | MI | minus | N |
| HS". CC' | higher or same | ! C | GE | greater or equal | $!(N \oplus V)$ |
| $\mathrm{LC}^{1}$. CS ${ }^{2}$ | lower than | C | LT | less than | $(\mathrm{N} \oplus \mathrm{V})$ |
| NE | not equal | !2 | GT | greater than | $![(N \oplus V)+Z]$ |
| EL | equal | Z | LE | less or equal | $(\mathrm{N} \oplus \mathrm{V})+\mathrm{Z}$ |

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An Address register ( $(16 / 32$-bit, $n=0-7$ )
Dn Data register ( $8 / 16 / 32$-bit, $n=0-7$ )
Rn any data or address register
s Source. d Destination
e Either source or destination
\#n Immediate data, i Displacement
BCD Binary Coded Decimal
$\uparrow$ Effective address
Long only. all others are byte only
${ }_{3}$ Assembler calculates offset
3 Branch sizes: :B or .S - 128 to +127 bytes, .W or $. \mathrm{L}-32768$ to +32767 bytes
Assembler automatically uses A. I, © or M form if possible. Use \#n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)
USP User Stack Pointer (32-bit)
SP Active Stack Pointer (same as A7)
PC Program Counter (24-bit)
SR Status Register (16-bit)
CCR Condition Code Register (lower 8 -bits of SR)
N negative, $\mathbf{Z}_{\text {zero }}$, Voverflow, C carry, X extend

* set according to operation's result, $\equiv$ set directly
- not affected. © cleared. I set, U undefined

Distributed under the GNU general public use license.

