CONFIDENTIAL

SET A



UNIVERSITI KUALA LUMPUR Malaysia France Institute

FINAL EXAMINATION

SEPTEMBER 2014 SESSION

SUBJECT CODE	:	FSD23102
SUBJECT TITLE	:	MICROPROCESSOR
LEVEL	:	DIPLOMA
TIME / DURATION	:	2.00 PM – 4.00 PM (2 HOURS)
DATE	:	10 JANUARY 2015

INSTRUCTIONS TO CANDIDATES

- 1. Please read the instructions given in the question paper CAREFULLY.
- 2. This question paper is printed on both sides of the paper.
- 3. Please write your answers on the answer booklet provided.
- 4. Answer should be written in blue or black ink except for sketching, graphic and illustration.
- 5. This question paper consists of TWO (2) sections. Section A and B. Answer all questions in Section A. For Section B, answer two (2) questions only.
- 6. Answer all questions in English.

THERE ARE 8 PAGES OF QUESTIONS AND 2 PAGES OF APPENDICES, EXCLUDING THIS PAGE.

SECTION A (Total: 60 marks) INSTRUCTION: Answer ALL questions. Please use the answer booklet provided.

Question 1

(a)	List three (3) devices containing microprocessor.	
		(3 marks)
(b)	List three (3) main components in Microprocessor System?	
		(3 marks)
(C)	Explain the function of memory in microprocessor based system.	
		(2 marks)
(d)	List and briefly explain two (2) types of memory in microprocessor based sy	/stem.
		(4 marks)
(e)	Figure 1 shows the CPU and Memory condition during CPU Execution Cy	cle. Based

(e) Figure 1 shows the CPU and Memory condition during CPU Execution Cycle. Based on the figure, answer the following questions.

CPU	Memory
	\$1000 Instruction #1
Control	\$1001 Instruction #1
	\$1002 Instruction #2
Instruction Register	\$1003 Instruction #2
	\$1004 Instruction #3
Data Registers	\$1005 Instruction #3
	\$1006 Empty
	\$1007 Data #1
	\$1008 Data #2
	\$1009 Data #3
Program Counter \$1002	

Figure 1: CPU and memory contents during CPU Execution Cycle

i. Explain details on each step of *Fetch* and *Decode* cycle on the instruction that will be executed.

(6 marks)

ii. Briefly explain on the function of CPU.

(2 marks)

SEPTEMBER 2014

CONFIDENTIAL

Question 2

- (a) Fill in the blanks with correct answers for the following questions:
 - i. M68000 is capable working with three main data sizes. The .B, .W and .L terms stand for ______ , _____ and (3 marks) The function of Condition Code Register is _____. This ii. register consist of 5 bits flags which are _____ (3 marks) is reserved for Stack Pointer. In Stack Pointer, it call iii. to put items on to stack and ______ to take items from stack in ______ basis. (4 marks) iv. The function of Address Register is _____ . (2 marks)
- (b) Figure 2 shows the Pin Assignment for M68000 microprocessor. Based on this figure, answer the following questions:



Figure 2: Pin Assignment for M68000 microprocessor.

SEPTEMBER 2014

CONFIDENTIAL

i.	Describe the function of CLK pin.	
		(2 marks)
ii.	Explain the function of R/W pin and list all the three states.	
		(4 marks)
iii.	UDS pin in Asynchronous Bus Control, controlling the	while
	LDS pin controlling the	
		(2 marks)

Question 3

Convert and perform the arithmetic operation below. You are required to show the conversion procedure algorithmically.

(a) Convert **44** to binary form.

(2 marks)

(b) Perform below calculation. Prove your answers with binary calculation representation.

\$3A9 + \$162

(3 marks)

- (c) Convert the hexadecimal number **\$FA** to decimal form in representation of:
 - i. Unsigned Number
 - ii. Signed Number

(4 marks)

(d) By using *two's complement* binary arithmetic, perform the following operation.Note: Your calculations should be in 8-bit format for integer numbers.

\$C8 - 66

(6 marks)

(e) Based on your answer in Question 3 (d), state the status of C-bit and Z-bit in Condition Code Register and justify your answer.

(2 marks)

(f) The Status Register contains of **\$278C**. Show the state of Supervisor Flag, Overflow Flag and Carry Flag.

(3 marks)

SECTION B (Total: 40 marks) INSTRUCTION: Answer TWO (2) questions only Please use the answer booklet provided.

Question 4

(a) Figure 3 shows the initial values of Address Registers, Data Registers and memory locations in M68000 microprocessor. Based on the figure, answer the following questions.

Initial Values for Address & Data Registers	Initial Memory	
A0 = \$100101	\$100100	\$AB
A1 = \$100106	\$100101	\$63
A2 = \$40040A	\$100102	\$98
	\$100103	\$00
D0 = \$00006711	\$100105	\$00
D1 = \$2424AADD	\$100106	\$79
D2 = \$87876565		
D3 = \$00A1B2C3		
	\$40040A	\$FF
	\$40040B	\$FF
	\$40040C	\$FF
	\$40040D	\$FF

Figure 3: Initial Values of Address Registers, Data Registers and Memory.

Explain and show the contents of the affected registers or memory address when each of the following instructions is executed. Each instruction is executed independently from each other. The initial values of the registers and memory are the same before each instruction is executed.

i.	MOVE.L	D1, (A2)	
ii	MOVE B	\$05(40) D2	(2 marks)
		\$05(N0); D2	(2 marks)
iii.	ADD.B	D0, D3	
i.,		¢100100 D0	(2 marks)
IV.	MOVELL	\$100100, D0	(2 marks)

SEPTEMBER 2014

CONFIDENTIAL

(b) Answer the questions based on the following assembly language instruction:

MOVE.W #\$98BF, \$37(A2,D1.W)

i. List the addressing mode type.

(2 marks)

ii. If **A2** contains the value of **\$00001000** and **D1** with **\$ABCD1111**, compute the effective address and show the contents of affected memory address after the instruction is executed.

(3 marks)

iii. If that data size for the given instruction has been changed from word to longword, show the contents of affected memory address after the new instruction is executed.

(2 marks)

(c) Construct a complete assembly language programs to add these three data \$70, \$58 and \$A2 using byte addition. Calculate the final result after your programs has been executed.

(5 marks)

Question 5

(a) Identify the type of addressing mode in each of the following instructions:

i.	MOVE.B	D3, D3
ii.	MOVE.B	D2, (A1)+
iii.	ADD.W	\$20(A1, D1.W), D6
iv.	MOVE.L	#\$ACAD4569, D0

(4 marks)

(b) If the longword value **\$9876ABCD** is stored in memory beginning at address **\$9000**, determine the data contents in memory address **\$9001** and **\$9003**.

(2 marks)

- (c) If D1 and D2 contain \$12345678 and \$11111111 respectively, explain the result of the following instructions:
 - i. SUB.W D2, D1
 - ii. CMP.W D2, D1

(4 marks)

(d) Construct a complete assembly language programs to copy twelve (12) bytes of data starting from memory locations \$200200 to memory locations starting \$300200.
 Consider the following assembly language programs for the data contain starting from memory location \$200200 and continue the programs with your answers.

ORG	\$200200
DC.B	\$45,\$76,\$45,\$48,\$75
DC.B	\$95,\$77,\$55,\$58,\$85
DC.B	\$85,\$86

(10 marks)

Question 6

(a) Figure 4 shows the assembly language programs with memory address after the instructions source has been assembled.

		LINE :			
00001000		1		ORG	\$1000
00001000		2	START:		
00001000		3			
00001000	=0000A78D	4	NUM1 EQ	QU \$A78D	
00001000	=0000F10C	5	NUM2 EQ	QU \$F10C	
00001000	303C A78D	6		MOVE.W	#NUM1, DO
00001004	323C F10C	7		MOVE.W	#NUM2, D1
00001008	207C 00400400	8		MOVEA.L	#\$400400, A0
0000100E	1210	9		MOVE.B	(A0), D1
00001010	3010	10		MOVE.W	(A0), D0
00001012		11			
00400400		12		ORG	\$400400
00400400=	64BE	13		DC.W	\$64BE
00400402		14		END	START

Figure 4: Assembly language programs with memory address

Based on Figure 4, answer the following questions:

i. State the contents of Program Counter before execution of the first instruction.

(1 mark)

ii. After execution of Line 6 and 7, show the contents that will be stored in **D0** and **D1**.

(2 marks)

iii. Find the memory location where data **\$64BE** has been stored.

(2 marks)

iv. After execution of Line 9 and 10, find the data that will be stored in **D0** and **D1**. Briefly explain on the differences in result obtained.

(3 marks)

v. Differentiate between the instruction **MOVE** and **MOVEA**.

(2 marks)

(b) Construct an assembly language program to inspect the contents of memory location \$500000. If the contents are lower than 40, multiply the value with 2 and store the result in memory location \$500200. Otherwise, divide it with 2 and store the result in location \$500300.

(10 marks)

END OF QUESTIONS

APPENDIX 1: M68K Datasheet

Opcode	Size	Operand	CCR		ffec	ctive	Addres	s s=s	ource,	d=destina	tion, e	=eithe	er, i=dis	placemen	t	Operation	Description
-	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		-
ABCD	В	Dv Dx	*U*U*	e	-	-	-	-	-	-	-	-	-	-	-	$Dv_m + Dv_m + X \rightarrow Dv_m$	Add BCD source and eXtend bit to
	-	$-(\Delta v) - (\Delta x)$		-	-	-	-	P	-	-	-	-	-	-	-	$-(\Delta v)_{in} + -(\Delta x)_{in} + X \rightarrow -(\Delta x)_{in}$	destination BCD result
AND 4	RWI	s Dn	****	ρ	\$	•	6	6	\$	2	\$	\$	•	\$	s ⁴	s+Dn →Dn	Add hinary (ADD) or ADDD is used when
		Dn d		P	ď	ď	ď	ď	ď	d	ď	ď	-	-	-	Dn + d → d	source is #n. Prevent ADDD with #n ()
	WI	s An		•	•	6		۰ ۲	•	۵ د	°	6	•	e	•	$s + \Delta n \rightarrow \Delta n$	Add address (W signature and a loss of the
	RWI	the d	****	d	6	d	4	d	4	d	d	4	3	0	-	#n+d->d	Add immediate to destination
	RWI	#11,0 #n.d	****	d	4	d	d	d	d	d	d	d	-		2	#n+u->u #n+d->d	Add quick immediate (#n nange, 1 to 9)
ADDU	RWI	#ri,u D., D.,	****	u	u	u	u	u	u	u	u	u	-	-	5	#n+u->u	Add source and system bit to destination
ADDY	DML	Uy,Ux $(\Lambda_y) = (\Lambda_y)$		e	-		-	-	-	-	-	-	-	-	-	$Uy + Ux + A \rightarrow Ux$ (Au) (Au) (Au)	And source and extend bit to destination
AND 4	DWI	-(Hy),-(HX)	-**00	-	-	-	-	6	-	-	-	-	-	-	-4	$-(Ay) + -(Ax) + A \rightarrow -(Ax)$	Lected AND enumerate destination
AND	UNL	S,DR Dr. d		8	-	5	2	2	3	5	2	3	S	2	5	ארע ער אר אר ג ג ג ג ג ג ג	(AND) is used when source is #n)
ANDL4	DWI	UII,U #- J	-**00	5	-	U J	u J	U J	u J	u J	U J	U J	-	-	-	UN ANU U -> U #- AND J > J	(AND IS USED WHEN SOURCE IS #II)
ANDI 4	DWL	#0,0 #., CCD		u	-	u	u	u	u	u	u	u	-	-	2	#RANDU → U # AND PPD IN PPD	Logical AND immediate to destination
ANDI 4	D	#N,66N		-	-	-	-	-	-	-	•	-	-	-	S		Logical AND immediate to GUN
ANUL		#n,an		-	-	-	-	-	-	-	-	-	-	-	S	$\#u and 2k \rightarrow 2k$	Logical AND Immediate to SK (Privileged)
ASE	DWL	UX,UY		e	-	-	-	-	-	-	-	-	-	-	-	î ₹ 1•	Arithmetic shift Dy by Dx bits left/right
42K	w	#n,Uy		٥	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift by #n bits L/K (#n: 1 to 8)
	n	0		-	-	0	٥	a	a	a	0	٥	-	-	-		Arithmetic shift as I bit left/right (.W only)
DCC	RM.	address*		-	-	-	-	-	-	-	-	-	-	-	-	If cc true then	Branch conditionally (cc table on back)
0000			+	1												address → PL	(8 or ID-bit ± offset to address)
БСНС	R L	Un,d	*	e'	-	d	d	d	d	d	d	d	-	-	-	NUI(bit number of d) $\rightarrow L$	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NUI(bit n of d) \rightarrow bit n of d	invert the bit in d
RCTK	RL	Un,d	*	e'	-	d	d	d	d	d	d	d	-	-	-	NUI(bit number of d) $\rightarrow L$	Set 2 with state of specified bit in d then
	2	#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	$U \rightarrow bit$ number of d	clear the bit in d
BRA	BM.	address*		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET	BL	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) → Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	PC \rightarrow -(SP); address \rightarrow PC	Branch to subroutine (8 or 16-bit ± offset)
BTST	ΒL	Dn,d	*	e	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	8	-	S	S	S	S	S	S	S	S	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound [s]
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	0→d	Clear destination to zero
CMP ⁴	BWL	s,Dn	_****	е	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴	set CCR with Dn – s	Compare Dn to source
CMPA ⁴	WL	s,An	_****	S	е	S	s	S	S	S	S	S	S	S	S	set CCR with An – s	Compare An to source
CMPI ⁴	BWL	#n,d	_****	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM ⁴	BWL	(Ay)+.(Ax)+	_****	-	-	-	œ	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 $ ightarrow$ Dn	Test condition, decrement and branch
																if Dn \diamond -1 then addr \rightarrow PC }	(16-bit ± offset to address)
DIVS	W	s,Dn	-***0	е	-	S	s	S	S	S	S	S	S	S	S	±32bit Dn / ±l6bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	е	-	s	s	s	s	S	s	s	s	S	s	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR ⁴	BWL	Dn,d	-**00	е	-	d	d	d	d	d	d	d	-	-	s ⁴	Dn XOR d \rightarrow d	Logical exclusive OR Dn to destination
EORI ⁴	BWL	#n.d	-**00	d	-	d	d	d	d	d	d	d	-	-	s	#n XOR d → d	Logical exclusive OR #n to destination
EORI ⁴	В	#n.CCR	=====	-	-	-	-	-	-	-	-	-	-	-	s	$\#_n XOR CCR \rightarrow CCR$	Logical exclusive OR #n to CCR
FORI ⁴	W	#n SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	$\#_n XOR SR \rightarrow SR$	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx Rv		e	е	-	-	-	-	-	-	-	-	-	-	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn B \rightarrow Dn W Dn W \rightarrow Dn L$	Sion extend (change B to W or W to L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$(922) \leftarrow 92 \cdot (922) \leftarrow 29$	Generate Illegal Instruction excention
IMP		d		-	-	d	-	-	h	d	d	d	d	d	-	$\uparrow d \rightarrow PC$	Jumn to effective address of destination
128		d		-	-	d		-	ď	d	d	d	d	d	-	기 수 (SD)· 수 고 PP	have be an a submorth of the submorth of the submorth of the submorther the submo
LEV		e An		-	•	• •		-	• •	• •	• •		•		-	10 > (01), 10 > 10	Load affective address of s to An
	-	An #n			6	3			3	3	3	3	3	3		15 - All An $- (CD), CD - An$	Cupata logal warkanaga an ataak
LINK		AII,π11														ні — — - (аг), аг — — ні, сп., #,, — , сп	(nogative a to allocate second)
101	RWI	n., n.,	***0*													αr∓#π -> αr X	(negative in to anotate space)
LOL	UWL	#n Dv		e d										-	-	c ፈ •	Logical Shift Dy, Dx bits 1917 (1911 Logical shift Dy, #n bits 1 /19 (#n-1 to 0)
Lan	w	#11,0y		u		4	4	4	4	4	4	4			2	·→	Logical shift d 1 hit loft (night (W only)
MITVE 4	RWI	u ed	-**00	-	-4	u c	u c	u c	U C	u c	U C	0	-	-	-4	ا ح م	Move data from source to destination
MOVE	W	s,u s CCR	=====	8	2	8	8	е с	8	2 C	e c	е с	S	5	5		Move source to Condition Code Register
MOVE	W N	5,66K		S	-	S	S	S	2	5	5	S	S	S	5		Neve source to condition code register
MOVE	M N	2'91'		S	-	S J	S	S	5	S 2	S	S L	S	S	S	2 -> -> -> -> -> -> -> -> -> -> -> -> ->	Move Source to Status Register (Privileged)
MOVE		0,76 0,76		٥	-	٥	٥	۵	đ	٥	۵	٥	-	-	-	0 ← 10	Move Status Register to destination
MUVE		USP,AN		-	0	-	-	-	-	-	-	-	-	-	-	uor → An	Move User Stack Pointer to An (Privileged)
	DWI	All,USP	VNZUC	- D	5	-	11.0	- ()>		(14, 0-)	-	ales !	(100)	- (LDD D)	-	AU → 095	HOVE AN LO USER STRCK POINTER (PRIVILEGED)
1		5.0	ANAVU	I UM	An	LIAN	(Art)+	-(AN)	(LAN)	L (LAN KN)	abs.W	aps.L	(U ⁴ U)	(LTL.KII)	#11		

...

Upcode	PIZE	Uperand	LLK		ctter	ctive	Addres	S S=S	ource,	d=destina	tion, e	=eithe	ir, i=dis	placemen	t	Uperation	Vescription
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
MOVEA ⁴	WL	s,An		s	е	S	s	S	S	S	S	s	S	S	s	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	s	s	s	s	S	s	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	s	-	-	-	-	-	-	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	8	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	0 - d ₀ - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	*****	d	-	d	d	d	d	d	d	d	-	-	-	0-d→d	Negate destination (2's complement)
NEGX	BWL	d	*****	d	-	d	d	d	d	d	d	d	-	-	-	0-d-X→d	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	NOT(d) \rightarrow d	Logical NOT destination (1's complement)
OR ⁴	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s4	s OR Dn → Dn	Logical OR
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn DR d \rightarrow d	(ORI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	s	#n OR d → d	Logical OR #n to destination
ORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	S	s	S	S	-	$\uparrow_{s} \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx.Dv	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	└┝────┴┾╏	Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	× →×	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	└┝──────────	Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	(SP) + \rightarrow SR; (SP) + \rightarrow PC	Return from exception (Privileged)
RTR				-	-	-	-	-	-	-	-	-	-	-	-	(SP) + \rightarrow CCR, (SP) + \rightarrow PC	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	$(SP) \rightarrow PC$	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
See	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then 1's \rightarrow d	If cc true then d.B = 111111111
																else D's \rightarrow d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	s	$\#n \rightarrow SR; STOP$	Move #n to SR, stop processor (Privileged)
SUB ⁴	BWL	s,Dn	*****	е	s	S	S	S	S	S	S	S	S	S	s4	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn,d		е	ď	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴	WL	s,An		S	е	S	S	S	S	S	S	S	S	s	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI ⁴	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$bits[31:16] \leftarrow \rightarrow bits[15:0]$	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test $d \rightarrow CCR; 1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	s	$PC \rightarrow -(SSP) : SR \rightarrow -(SSP)$	Push PC and SR, PC set by vector table #n
																(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	An \rightarrow SP; (SP)+ \rightarrow An	Remove local workspace from stack
	RWI	sd	XNZVC	Dn	Δn	(<u></u> (<u></u>)	(An)+	-(An)	(i∆n)	(i An Rn)	abs.W	ahs I	(i.PC)	(i.PC.Rn)	#n		

APPENDIX 1: M68K Datasheet (continue)

Condition Tests (+ DR, ! NOT, ⊕ XDR; " Unsigned, " Alternate cc)												
CC 33	Condition	ondition Test cc Condition										
T	true	1	VC	overflow clear	!V							
F	false	0	VS	overflow set	V							
HI*	higher than	!(C + Z)	PL	plus	!N							
LS"	lower or same	C + Z	M	minus	N							
HS*, CC*	higher or same	!C	GE	greater or equal	!(N ⊕ V)							
LO", CSª	lower than	C	LT	less than	(N ⊕ V)							
NE	not equal	!Z	GT	greater than	![(N ⊕ V) + Z]							
FO	enne	7	IF	less on equal	(N⊕V) + 7							

An Address register (16/32-bit, n=0-7) SSP Supervisor Stack Pointer (32-bit)

Dn Data register (8/16/32-bit, n=0-7) USP User Stack Pointer (32-bit) Rn any data or address register

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

* set according to operation's result, = set directly

PC Program Counter (24-bit)

SR Status Register (16-bit)

- Source, **d** Destination S
- Either source or destination e
- **#n** Immediate data, i Displacement
- BCD Binary Coded Decimal Effective address
- î Long only; all others are byte only 2
- Assembler calculates offset 3

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- Branch sizes: **.B** or **.S** -128 to +127 bytes, **.W** or **.L** -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization 4
- Distributed under the GNU general public use license.