



**UNIVERSITI KUALA LUMPUR  
Malaysia France Institute**

---

**FINAL EXAMINATION  
SEPTEMBER 2014 SESSION**

---

**SUBJECT CODE** : FSD23102  
**SUBJECT TITLE** : MICROPROCESSOR  
**LEVEL** : DIPLOMA  
**TIME / DURATION** : 2.00 PM – 4.00 PM  
( 2 HOURS )  
**DATE** : 10 JANUARY 2015

---

**INSTRUCTIONS TO CANDIDATES**

---

1. Please read the instructions given in the question paper **CAREFULLY**.
2. This question paper is printed on both sides of the paper.
3. Please write your answers on the answer booklet provided.
4. Answer should be written in blue or black ink except for sketching, graphic and illustration.
5. This question paper consists of **TWO (2) sections**. Section A and B. Answer all questions in Section A. For Section B, answer two (2) questions only.
6. Answer all questions in English.

---

**THERE ARE 8 PAGES OF QUESTIONS AND 2 PAGES OF APPENDICES, EXCLUDING THIS PAGE.**

---

**SECTION A (Total: 60 marks)**

**INSTRUCTION: Answer ALL questions.**

**Please use the answer booklet provided.**

**Question 1**

- (a) List three (3) devices containing microprocessor. (3 marks)
- (b) List three (3) main components in Microprocessor System? (3 marks)
- (c) Explain the function of memory in microprocessor based system. (2 marks)
- (d) List and briefly explain two (2) types of memory in microprocessor based system. (4 marks)
- (e) Figure 1 shows the CPU and Memory condition during CPU Execution Cycle. Based on the figure, answer the following questions.




Figure 1: CPU and memory contents during CPU Execution Cycle

- i. Explain details on each step of **Fetch** and **Decode** cycle on the instruction that will be executed. (6 marks)
- ii. Briefly explain on the function of CPU. (2 marks)

**Question 2**

(a) Fill in the blanks with correct answers for the following questions:

- i. M68000 is capable working with three main data sizes. The .B, .W and .L terms stand for \_\_\_\_\_, \_\_\_\_\_ and \_\_\_\_\_. (3 marks)
- ii. The function of Condition Code Register is \_\_\_\_\_. This register consist of 5 bits flags which are \_\_\_\_\_. (3 marks)
- iii. \_\_\_\_\_ is reserved for Stack Pointer. In Stack Pointer, it call \_\_\_\_\_ to put items on to stack and \_\_\_\_\_ to take items from stack in \_\_\_\_\_ basis. (4 marks)
- iv. The function of Address Register is \_\_\_\_\_. (2 marks)

(b) Figure 2 shows the Pin Assignment for M68000 microprocessor. Based on this figure, answer the following questions:




Figure 2: Pin Assignment for M68000 microprocessor.

- i. Describe the function of CLK pin. (2 marks)
- ii. Explain the function of R/W pin and list all the three states. (4 marks)
- iii. UDS pin in Asynchronous Bus Control, controlling the \_\_\_\_\_ while LDS pin controlling the \_\_\_\_\_. (2 marks)

**Question 3**

Convert and perform the arithmetic operation below. You are required to show the conversion procedure algorithmically.

- (a) Convert **44** to binary form. (2 marks)

- (b) Perform below calculation. Prove your answers with binary calculation representation.

$$\text{\$ } 3A9 + \text{\$ } 162$$

(3 marks)

- (c) Convert the hexadecimal number **\\$FA** to decimal form in representation of:
  - i. Unsigned Number
  - ii. Signed Number(4 marks)

- (d) By using *two's complement* binary arithmetic, perform the following operation.

**Note:** Your calculations should be in 8-bit format for integer numbers.

$$\text{\$C8} - 66$$

(6 marks)

- (e) Based on your answer in Question 3 (d), state the status of C-bit and Z-bit in Condition Code Register and justify your answer. (2 marks)

- (f) The Status Register contains of **\\$278C**. Show the state of Supervisor Flag, Overflow Flag and Carry Flag. (3 marks)

**SECTION B (Total: 40 marks)**

**INSTRUCTION: Answer TWO (2) questions only**

**Please use the answer booklet provided.**

**Question 4**

- (a) Figure 3 shows the initial values of Address Registers, Data Registers and memory locations in M68000 microprocessor. Based on the figure, answer the following questions.

Initial Values for Address & Data Registers	Initial Memory	
A0 = \$100101 A1 = \$100106 A2 = \$40040A  D0 = \$00006711 D1 = \$2424AADD D2 = \$87876565 D3 = \$00A1B2C3	\$100100	\$AB
	\$100101	\$63
	\$100102	\$98
	\$100103	\$00
	\$100105	\$00
	\$100106	\$79
	.....	.....
	.....	.....
	\$40040A	\$FF
	\$40040B	\$FF
	\$40040C	\$FF
	\$40040D	\$FF

Figure 3: Initial Values of Address Registers, Data Registers and Memory.

Explain and show the contents of the affected registers or memory address when each of the following instructions is executed. Each instruction is executed independently from each other. The initial values of the registers and memory are the same before each instruction is executed.

- i.     MOVE.L     D1, (A2) (2 marks)
- ii.    MOVE.B     \$05(A0), D2 (2 marks)
- iii.   ADD.B     D0, D3 (2 marks)
- iv.    MOVE.L     \$100100, D0 (2 marks)

- (b) Answer the questions based on the following assembly language instruction:

**MOVE.W       #\$98BF, \$37(A2,D1.W)**

- i. List the addressing mode type.

(2 marks)
  - ii. If **A2** contains the value of **\$00001000** and **D1** with **\$ABCD1111**, compute the effective address and show the contents of affected memory address after the instruction is executed.

(3 marks)
  - iii. If that data size for the given instruction has been changed from word to longword, show the contents of affected memory address after the new instruction is executed.

(2 marks)
- (c) Construct a complete assembly language programs to add these three data **\$70**, **\$58** and **\$A2** using byte addition. Calculate the final result after your programs has been executed.

(5 marks)

**Question 5**

(a) Identify the type of addressing mode in each of the following instructions:

- i. MOVE.B D3, D3
- ii. MOVE.B D2, (A1)+
- iii. ADD.W \$20(A1, D1.W), D6
- iv. MOVE.L #\$ACAD4569, D0

(4 marks)

(b) If the longword value **\$9876ABCD** is stored in memory beginning at address **\$9000**, determine the data contents in memory address **\$9001** and **\$9003**.

(2 marks)

(c) If **D1** and **D2** contain **\$12345678** and **\$11111111** respectively, explain the result of the following instructions:

- i. SUB.W D2, D1
- ii. CMP.W D2, D1

(4 marks)

(d) Construct a complete assembly language programs to copy twelve (12) bytes of data starting from memory locations **\$200200** to memory locations starting **\$300200**. Consider the following assembly language programs for the data contain starting from memory location \$200200 and continue the programs with your answers.

```

ORG    $200200
DC.B  $45,$76,$45,$48,$75
DC.B  $95,$77,$55,$58,$85
DC.B  $85,$86
    
```

(10 marks)

**Question 6**

- (a) Figure 4 shows the assembly language programs with memory address after the instructions source has been assembled.

<i>LINE :</i>			
00001000	1	ORG	\$1000
00001000	2	START:	
00001000	3		
00001000	4	NUM1 EQU	\$A78D
00001000	5	NUM2 EQU	\$F10C
00001000	6	MOVE.W	#NUM1, D0
00001004	7	MOVE.W	#NUM2, D1
00001008	8	MOVEA.L	#\$400400, A0
0000100E	9	MOVE.B	(A0), D1
00001010	10	MOVE.W	(A0), D0
00001012	11		
00400400	12	ORG	\$400400
00400400= 64BE	13	DC.W	\$64BE
00400402	14	END	START

Figure 4: Assembly language programs with memory address

Based on Figure 4, answer the following questions:

- i. State the contents of Program Counter before execution of the first instruction. (1 mark)
- ii. After execution of Line 6 and 7, show the contents that will be stored in **D0** and **D1**. (2 marks)
- iii. Find the memory location where data **\$64BE** has been stored. (2 marks)
- iv. After execution of Line 9 and 10, find the data that will be stored in **D0** and **D1**. Briefly explain on the differences in result obtained. (3 marks)
- v. Differentiate between the instruction **MOVE** and **MOVEA**. (2 marks)









- (b) Construct an assembly language program to inspect the contents of memory location **\$500000**. If the contents are lower than **40**, multiply the value with **2** and store the result in memory location **\$500200**. Otherwise, divide it with **2** and store the result in location **\$500300**.

(10 marks)

**END OF QUESTIONS**

APPENDIX 1: M68K Datasheet

Opcode	Size	Operand	CCR	Effective Address s=source, d=destination, e=either, i=displacement											Operation	Description	
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*	e	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	Add BCD source and eXtend bit to destination, BCD result
ADD <sup>+</sup>	BWL	s,Dn Dn,d	*****	e	s	s	s	s	s	s	s	s	s	s	s	$s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$	Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)
ADDA <sup>+</sup>	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	$s + An \rightarrow An$	Add address (W sign-extended to .L)
ADDI <sup>+</sup>	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	s	$\#n + d \rightarrow d$	Add immediate to destination
ADDQ <sup>+</sup>	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	-	-	s	$\#n + d \rightarrow d$	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx -(Ay),-(Ax)	*****	e	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$ $-(Ay) + -(Ax) + X \rightarrow -(Ax)$	Add source and eXtend bit to destination
AND <sup>+</sup>	BWL	s,Dn Dn,d	---*00	e	-	s	s	s	s	s	s	s	s	s	s	$s \text{ AND } Dn \rightarrow Dn$ $Dn \text{ AND } d \rightarrow d$	Logical AND source to destination (ANDI is used when source is #n)
ANDI <sup>+</sup>	BWL	#n,d	---*00	d	-	d	d	d	d	d	d	d	-	-	s	$\#n \text{ AND } d \rightarrow d$	Logical AND immediate to destination
ANDI <sup>+</sup>	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	s	$\#n \text{ AND CCR} \rightarrow \text{CCR}$	Logical AND immediate to CCR
ANDI <sup>+</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	$\#n \text{ AND SR} \rightarrow \text{SR}$	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	*****	e	-	-	-	-	-	-	-	-	-	-	-		Arithmetic shift Dy by Dx bits left/right
ASR	BWL	#n,Dy	*****	d	-	-	-	-	-	-	-	-	-	-	s		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	d	*****	-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (W only)
Bcc	BW <sup>2</sup>	address <sup>2</sup>	-----	-	-	-	-	-	-	-	-	-	-	-	-	if cc true then address $\rightarrow$ PC	Branch conditionally (cc table on back) (8 or 16-bit $\pm$ offset to address)
BCHG	B L	Dn,d #n,d	---*--	e	-	d	d	d	d	d	d	d	-	-	-	$\text{NOT}(\text{bit number of } d) \rightarrow Z$ $\text{NOT}(\text{bit } n \text{ of } d) \rightarrow \text{bit } n \text{ of } d$	Set Z with state of specified bit in d then invert the bit in d
BCLR	B L	Dn,d #n,d	---*--	e	-	d	d	d	d	d	d	d	-	-	-	$\text{NOT}(\text{bit number of } d) \rightarrow Z$ $D \rightarrow \text{bit number of } d$	Set Z with state of specified bit in d then clear the bit in d
BRA	BW <sup>2</sup>	address <sup>2</sup>	-----	-	-	-	-	-	-	-	-	-	-	-	-	address $\rightarrow$ PC	Branch always (8 or 16-bit $\pm$ offset to addr)
BSET	B L	Dn,d #n,d	---*--	e	-	d	d	d	d	d	d	d	-	-	-	$\text{NOT}(\text{bit } n \text{ of } d) \rightarrow Z$ $1 \rightarrow \text{bit } n \text{ of } d$	Set Z with state of specified bit in d then set the bit in d
BSR	BW <sup>2</sup>	address <sup>2</sup>	-----	-	-	-	-	-	-	-	-	-	-	-	-	PC $\rightarrow$ -(SP); address $\rightarrow$ PC	Branch to subroutine (8 or 16-bit $\pm$ offset)
BTST	B L	Dn,d #n,d	---*--	e	-	d	d	d	d	d	d	d	-	-	-	$\text{NOT}(\text{bit } Dn \text{ of } d) \rightarrow Z$ $\text{NOT}(\text{bit } \#n \text{ of } d) \rightarrow Z$	Set Z with state of specified bit in d Leave the bit in d unchanged
CHK	W	s,Dn	---UUU	e	-	s	s	s	s	s	s	s	s	s	s	if Dn=0 or Dn>s then TRAP	Compare Dn with 0 and upper bound [s]
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$D \rightarrow d$	Clear destination to zero
CMP <sup>+</sup>	BWL	s,Dn	---****	e	s <sup>+</sup>	s	s	s	s	s	s	s	s	s	s	set CCR with Dn - s	Compare Dn to source
CMPA <sup>+</sup>	WL	s,An	---****	s	e	s	s	s	s	s	s	s	s	s	s	set CCR with An - s	Compare An to source
CMPI <sup>+</sup>	BWL	#n,d	---****	d	-	d	d	d	d	d	d	d	-	-	s	set CCR with d - #n	Compare destination to #n
CMPM <sup>+</sup>	BWL	(Ay)+{(Ax)+	---****	-	-	e	-	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
OBcc	W	Dn,address <sup>2</sup>	-----	-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 $\rightarrow$ Dn if Dn < -1 then addr $\rightarrow$ PC }	Test condition, decrement and branch (16-bit $\pm$ offset to address)
DIVS	W	s,Dn	---*00	e	-	s	s	s	s	s	s	s	s	s	s	$\pm 32\text{bit } Dn / \pm 16\text{bit } s \rightarrow \pm Dn$	Dn = [ 16-bit remainder, 16-bit quotient ]
DIVU	W	s,Dn	---*00	e	-	s	s	s	s	s	s	s	s	s	s	$32\text{bit } Dn / 16\text{bit } s \rightarrow Dn$	Dn = [ 16-bit remainder, 16-bit quotient ]
EOR <sup>+</sup>	BWL	Dn,d	---*00	e	-	d	d	d	d	d	d	d	-	-	s	$Dn \text{ XOR } d \rightarrow d$	Logical exclusive OR Dn to destination
EORI <sup>+</sup>	BWL	#n,d	---*00	d	-	d	d	d	d	d	d	d	-	-	s	$\#n \text{ XOR } d \rightarrow d$	Logical exclusive OR #n to destination
EORI <sup>+</sup>	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	s	$\#n \text{ XOR CCR} \rightarrow \text{CCR}$	Logical exclusive OR #n to CCR
EORI <sup>+</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	$\#n \text{ XOR SR} \rightarrow \text{SR}$	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry	-----	e	e	-	-	-	-	-	-	-	-	-	-	register $\leftrightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	---*00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change B to W or W to L)
ILLEGAL			-----	-	-	-	-	-	-	-	-	-	-	-	-	PC $\rightarrow$ -(SSP); SR $\rightarrow$ -(SSP)	Generate Illegal Instruction exception
JMP		d	-----	-	-	d	-	-	d	d	d	d	-	-	-	$\uparrow d \rightarrow \text{PC}$	Jump to effective address of destination
JSR		d	-----	-	-	d	-	-	d	d	d	d	-	-	-	PC $\rightarrow$ -(SP); $\uparrow d \rightarrow \text{PC}$	push PC, jump to subroutine at address d
LEA	L	s,An	-----	-	e	s	-	-	s	s	s	s	s	s	s	$\uparrow s \rightarrow An$	Load effective address of s to An
LINK		An,#n	-----	-	-	-	-	-	-	-	-	-	-	-	-	An $\rightarrow$ -(SP); SP $\rightarrow$ An; SP + #n $\rightarrow$ SP	Create local workspace on stack (negative n to allocate space)
LSL	BWL	Dx,Dy	---*00	e	-	-	-	-	-	-	-	-	-	-	-		Logical shift Dy, Dx bits left/right
LSR	BWL	#n,Dy	---*00	d	-	-	-	-	-	-	-	-	-	-	s		Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d	---*00	-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d 1 bit left/right (W only)
MOVE <sup>+</sup>	BWL	s,d	---*00	e	s <sup>+</sup>	e	e	e	e	e	e	e	s	s	s	$s \rightarrow d$	Move data from source to destination
MOVE	W	s,CCR	=====	s	-	s	s	s	s	s	s	s	s	s	s	$s \rightarrow \text{CCR}$	Move source to Condition Code Register
MOVE	W	s,SR	=====	s	-	s	s	s	s	s	s	s	s	s	s	$s \rightarrow \text{SR}$	Move source to Status Register (Privileged)
MOVE	W	SR,d	-----	d	-	d	d	d	d	d	d	d	-	-	-	SR $\rightarrow$ d	Move Status Register to destination
MOVE	L	USP,An An,USP	-----	-	d	-	-	-	-	-	-	-	-	-	-	USP $\rightarrow$ An An $\rightarrow$ USP	Move User Stack Pointer to An (Privileged) Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

APPENDIX 1: M68K Datasheet (continue)

Opcode	Size	Operand	CCR	Effective Address											Operation	Description		
		<i>s,d</i>	<i>XNZVC</i>	<i>Dn</i>	<i>An</i>	<i>(An)</i>	<i>(An)+</i>	<i>-(An)</i>	<i>(iAn)</i>	<i>(iAn,Rn)</i>	<i>abs.W</i>	<i>abs.L</i>	<i>(iPC)</i>	<i>(iPC,Rn)</i>	<i>#n</i>			
MOVEA*	WL	<i>s,An</i>	-----	s	e	s	s	s	s	s	s	s	s	s	s	<i>s</i>	<i>s</i> → <i>An</i>	Move source to <i>An</i> (MOVE <i>s,An</i> use MOVEA)
MOVEM*	WL	<i>Rn-Rn,d</i> <i>s,Rn-Rn</i>	-----	-	-	<i>d</i>	-	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	-	-	-	Registers → <i>d</i> <i>s</i> → Registers	Move specified registers to/from memory (W source is sign-extended to L for Rn)	
MOVEP	WL	<i>Dn,(iAn)</i> <i>(iAn),Dn</i>	-----	s	-	-	-	-	<i>d</i>	-	-	-	-	-	-	<i>Dn</i> → <i>(iAn)...(i+2,An)...(i+4,A)</i> <i>(iAn)</i> → <i>Dn...(i+2,An)...(i+4,A)</i>	Move <i>Dn</i> to/from alternate memory bytes (Access only even or odd addresses)	
MOVEQ*	L	<i>#n,Dn</i>	-+*00	d	-	-	-	-	-	-	-	-	-	-	-	<i>#n</i> → <i>Dn</i>	Move sign extended 8-bit <i>#n</i> to <i>Dn</i>	
MULS	W	<i>s,Dn</i>	-+*00	e	-	s	s	s	s	s	s	s	s	s	s	$\pm 16\text{bit } s * \pm 16\text{bit } Dn \rightarrow \pm Dn$	Multiply signed 16-bit; result: signed 32-bit	
MULU	W	<i>s,Dn</i>	-+*00	e	-	s	s	s	s	s	s	s	s	s	s	$16\text{bit } s * 16\text{bit } Dn \rightarrow Dn$	Multiply unisg'd 16-bit; result: unisg'd 32-bit	
NBCD	B	<i>d</i>	*U*U*	d	-	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	-	-	-	$D - d_{10} - X \rightarrow d$	Negate BCD source and eXtend, BCD result	
NEG	BWL	<i>d</i>	*****	d	-	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	-	-	-	$0 - d \rightarrow d$	Negate destination (2's complement)	
NEGX	BWL	<i>d</i>	*****	d	-	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	-	-	-	$0 - d - X \rightarrow d$	Negate destination with eXtend	
NOP			-----	-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs	
NOT	BWL	<i>d</i>	-+*00	d	-	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	-	-	-	$\text{NOT}(d) \rightarrow d$	Logical NOT destination (1's complement)	
OR*	BWL	<i>s,Dn</i> <i>Dn,d</i>	-+*00	e	-	s	s	s	s	s	s	s	s	s	s	$s \text{ OR } Dn \rightarrow Dn$ $Dn \text{ OR } d \rightarrow d$	Logical OR (ORI is used when source is #n)	
ORI*	BWL	<i>#n,d</i>	-+*00	d	-	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	-	-	s	$\#n \text{ OR } d \rightarrow d$	Logical OR #n to destination	
ORI*	B	<i>#n,CCR</i>	=====	-	-	-	-	-	-	-	-	-	-	-	s	$\#n \text{ OR } CCR \rightarrow CCR$	Logical OR #n to CCR	
ORI*	W	<i>#n,SR</i>	=====	-	-	-	-	-	-	-	-	-	-	-	s	$\#n \text{ OR } SR \rightarrow SR$	Logical OR #n to SR (Privileged)	
PEA	L	<i>s</i>	-----	-	-	s	-	-	s	s	s	s	s	s	-	$\uparrow s \rightarrow -(SP)$	Push effective address of <i>s</i> onto stack	
RESET			-----	-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)	
ROL	BWL	<i>Dx,Dy</i>	-+*0*	e	-	-	-	-	-	-	-	-	-	-	-		Rotate <i>Dy</i> , <i>Dx</i> bits left/right (without X)	
ROR	W	<i>#n,Dy</i> <i>d</i>		d	-	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	-	-	-		Rotate <i>Dy</i> , #n bits left/right (#n: 1 to 8)	
ROXL	BWL	<i>Dx,Dy</i>	****0*	e	-	-	-	-	-	-	-	-	-	-	-		Rotate <i>Dy</i> , <i>Dx</i> bits L/R, X used then updated	
ROXR	W	<i>#n,Dy</i> <i>d</i>		d	-	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	-	-	-		Rotate <i>Dy</i> , #n bits left/right (#n: 1 to 8)	
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow SR, (SP)+ \rightarrow PC$	Return from exception (Privileged)	
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR	
RTS			-----	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow PC$	Return from subroutine	
SBCD	B	<i>Dy,Dx</i> <i>-(Ay),-(Ax)</i>	*U*U*	e	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$ $-(Ax)_{10} - -(Ay)_{10} - X \rightarrow -(Ax)_{10}$	Subtract BCD source and eXtend bit from destination, BCD result	
Scc	B	<i>d</i>	-----	d	-	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	-	-	-	If cc is true then 1's → <i>d</i> else 0's → <i>d</i>	If cc true then <i>d.B</i> = 11111111 else <i>d.B</i> = 00000000	
STOP		<i>#n</i>	=====	-	-	-	-	-	-	-	-	-	-	-	s	$\#n \rightarrow SR, \text{STOP}$	Move #n to SR, stop processor (Privileged)	
SUB*	BWL	<i>s,Dn</i> <i>Dn,d</i>	*****	e	s	s	s	s	s	s	s	s	s	s	s	$Dn - s \rightarrow Dn$ $d - Dn \rightarrow d$	Subtract binary (SUBI or SUBD used when source is #n. Prevent SUBQ with #n.L)	
SUBA*	WL	<i>s,An</i>	-----	s	e	s	s	s	s	s	s	s	s	s	s	$An - s \rightarrow An$	Subtract address (W sign-extended to L)	
SUBI*	BWL	<i>#n,d</i>	*****	d	-	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	-	-	s	$d - \#n \rightarrow d$	Subtract immediate from destination	
SUBQ*	BWL	<i>#n,d</i>	*****	d	d	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	-	-	s	$d - \#n \rightarrow d$	Subtract quick immediate (#n range: 1 to 8)	
SUBX	BWL	<i>Dy,Dx</i> <i>-(Ay),-(Ax)</i>	*****	e	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$ $-(Ax) - -(Ay) - X \rightarrow -(Ax)$	Subtract source and eXtend bit from destination	
SWAP	W	<i>Dn</i>	-+*00	d	-	-	-	-	-	-	-	-	-	-	-	$\text{bits}[31:16] \leftrightarrow \text{bits}[15:0]$	Exchange the 16-bit halves of <i>Dn</i>	
TAS	B	<i>d</i>	-+*00	d	-	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	-	-	-	test <i>d</i> → CCR, 1 → bit7 of <i>d</i>	N and Z set to reflect <i>d</i> , bit7 of <i>d</i> set to 1	
TRAP		<i>#n</i>	-----	-	-	-	-	-	-	-	-	-	-	-	s	$PC \rightarrow -(SSP), SR \rightarrow -(SSP)$ (vector table entry) → PC	Push PC and SR, PC set by vector table #n (#n range: 0 to 15)	
TRAPV			-----	-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP	
TST	BWL	<i>d</i>	-+*00	d	-	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>	-	-	-	test <i>d</i> → CCR	N and Z set to reflect destination	
UNLK	BWL	<i>An</i>	-----	-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP, (SP)+ \rightarrow An$	Remove local workspace from stack	

Condition Tests (+ OR, ! NOT, ⊕ XOR, * Unsigned, * Alternate cc)					
cc	Condition	Test	cc	Condition	Test
T	true	I	VC	overflow clear	IV
F	false	O	VS	overflow set	V
HI*	higher than	!(C + Z)	PL	plus	IN
LS*	lower or same	C + Z	MI	minus	N
HS*, CC*	higher or same	!C	GE	greater or equal	!(N ⊕ V)
LD*, CS*	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	!Z	GT	greater than	!(N ⊕ V) + Z
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z

**An** Address register (16/32-bit, n=0-7)  
**Dn** Data register (8/16/32-bit, n=0-7)  
**Rn** any data or address register  
**s** Source, **d** Destination  
**e** Either source or destination  
**#n** Immediate data, **i** Displacement  
**BCD** Binary Coded Decimal  
**↑** Effective address  
**1** Long only; all others are byte only  
**2** Assembler calculates offset  
**3** Branch sizes: **B** or **S** -128 to +127 bytes, **W** or **L** -32768 to +32767 bytes  
**4** Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

**SSP** Supervisor Stack Pointer (32-bit)  
**USP** User Stack Pointer (32-bit)  
**SP** Active Stack Pointer (same as A7)  
**PC** Program Counter (24-bit)  
**SR** Status Register (16-bit)  
**CCR** Condition Code Register (lower 8-bits of SR)  
**N** negative, **Z** zero, **V** overflow, **C** carry, **X** extend  
 \* set according to operation's result, = set directly  
 - not affected, **O** cleared, **I** set, **U** undefined

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

Distributed under the GNU general public use license.