



UNIVERSITI KUALA LUMPUR
Malaysia France Institute

FINAL EXAMINATION
JANUARY 2010 SESSION

SUBJECT CODE : FSD 23102
SUBJECT TITLE : MICROPROCESSOR
LEVEL : DIPLOMA
TIME / DURATION : 4.00pm – 6.00pm
(2 HOURS)
DATE : 04 MAY 2010

INSTRUCTIONS TO CANDIDATES

1. Please read the instructions given in the question paper **CAREFULLY**.
2. This question paper is printed on both sides of the paper.
3. Please write your answers on the answer booklet provided.
4. Answer should be written in blue or black ink except for sketching, graphic and illustration.
5. This questions paper consists of **TWO (2)** sections. Section A and B. Answer **ALL** questions in section A. For sections B, answer **TWO (2)** questions only.
6. Answer all questions in English.
7. **ALL types of calculators are STRICTLY PROHIBITED during the examination.**

THERE ARE 8 PAGES OF QUESTIONS AND 4 PAGES OF APPENDICES, EXCLUDING THIS PAGE.

SECTION A (Total: 60 marks)**INSTRUCTION: Answer ALL questions.****Please use the answer booklet provided.****Question 1**

- (a) What is the main function of Microprocessor?
(2 marks)
- (b) Give four main elements in Microprocessor Unit.
(4 marks)
- (c) There are two main applications of Microprocessor such as Embedded System and Reprogrammable System. Explain the meaning of Embedded System and give two examples of application.
(3 marks)
- (d) Explain the meaning of DMA Control in MC6809 and list two approaches in this operation.
(4 marks)
- (e) What is the meaning of DAA instruction in assembly language?
(2 marks)
- (f) List three 2 bytes registers in microprocessor 6809.
(3 marks)
- (g) Write the instruction in assembly language that will load the Index Register, X with a value \$ABCD.
(1 mark)
- (h) By referring to Question 1(g) above, what is the type of addressing mode for that instruction?
(1 mark)
- (i) Assembly Language or High Level Language are known as _____ while Machine Language is known as _____.
(2 marks)
- (j) What is the function of memory and explain ROM and RAM?
(3 marks)

Question 2

Convert and perform the arithmetic operation below. You are required to show the conversion procedure algorithmically.

(a) Convert $\$25D$ to decimal form. (3 marks)

(b) Convert $\%1101111110$ to hexadecimal form. (3 marks)

(c) By using *two's complement*, perform the following operation.

Note: *Your calculations should be in 8-bit format for integer numbers.*

$$\$2F - \&19$$

(6 marks)

(d) By referring to Question 2(c) above, what happens to the status of N-bit and H-bit in CCR register and explain why? (4 marks)

Question 3

Explain the function of each component below:

(a) Instruction Register (IR). (2 marks)

(b) Condition Code Register (CCR). (2 marks)

Question 4

Identify the types of addressing mode of each instruction below:

- (a) BRA !3 (1 mark)
- (b) DEX (1 mark)
- (c) LDX #\$FFFF (1 mark)
- (d) ADDA \$6789 (1 mark)
- (e) STAA \$01, X (1 mark)

Question 5

Figure 1 shows the Bus Contention in Microprocessor 6809.




Figure 1: Illustration of Bus Contention

- (a) Describe briefly on Bus Contention. (3 marks)
- (b) Determine the solution to overcome this Bus Contention. (4 marks)
- (c) What is the meaning of Three State Output? (3 marks)

SECTION B (Total: 40 marks)**INSTRUCTION: Answer TWO (2) questions only.****Please use the answer booklet provided.****Question 6**

- (a) There are three types of operations that are executed by microprocessor such as read, write and internal operations. Explain briefly the meaning of write operation in microprocessor. (2 marks)
- (b) Draw the timing diagram during write operation. (8 marks)
- (c) By referring to Question 6(b) above, describe the process of write operation in microprocessor. (10 marks)

Question 7

- (a) Design a flow chart to search for negative numbers in memory locations starting from \$0301 to \$03FF and the result of count is saved in \$0500. (4 marks)
- (b) Write an assembly language code, complete with comments to represent your algorithm written in Question 7(a). The program also must be started at location \$0200.
Note: Refer to Instruction Set in Appendices. (10 marks)
- (c) List two flags that will be affected in CCR and explain your statement? (6 marks)

Question 8

- (a) Design a flow chart to save ascending order numbers from \$00 to \$AA into successive memory locations starting at \$0400 to \$04AA. The first value \$00 is saved in location \$0400 and the last value, \$AA is saved in location \$04AA.

(4 marks)

- (b) Write an assembly language code, complete with comments to represent your algorithm written in Question 8(a). The program also must be started at location \$0200.

Note: Refer to Instruction Set in Appendices.

(10 marks)

- (c) Explain the function of BNE instruction in Microprocessor 6809 and give an example.

(6 marks)



END OF QUESTION

APPENDICES

INSTRUCTION SET

MC6809

PROGRAMMING AID

Instruction	Forms	Addressing Modes												Description	H	N	Z	V	C							
		Immediate			Direct			Indexed			Extended									Inherent						
		Op	-	#	Op	-	#	Op	-	#	Op	-	#							Op	-	#				
ABX																					B+X→X (Unsigned)	*	*	*	*	*
ADC	ADCA ADCB	88 C9	2 2	2 2	99 D9	4 4	2 2	A9 E9	4+ 4+	2+ 2+	B9 F9	6 6	3 3							A+M+C-A B+M+C-B	1	1	1	1	1	
ADD	ADDA ADDB ADD	8B CB C3	2 2 4	2 2 3	9B DB D3	4 4 6	2 2 2	AB EB E3	4+ 4+ 6+	2+ 2+ 2+	BB FB F3	5 5 7	3 3 3							A+M-A B+M-B D+M M+1-D	1	1	1	1	1	
AND	ANDA ANDB ANOC	84 C4 1C	2 2 3	2 2 2	94 D4	4 4	2 2	A4 E4	4+ 4+	2+ 2+	B4 F4	5 5	3 3							A A M-A B A M-B CC A IMM-CC	*	1	1	0	*	
ASL	ASLA ASLB ASL													46 56	2 2	1 1						8	1	1	1	1
ASR	ASRA ASRB ASR													47 57	2 2	1 1						8	1	1	1	1
BIT	BITA BITB	85 C5	2 2	2 2	95 D5	4 4	2 2	A5 E5	4+ 4+	2+ 2+	B5 F5	5 5	3 3							Bit Test A (M A A) Bit Test B (M A B)	*	1	1	0	*	
CLR	CLRA CLRB CLR													4F 5F	2 2	1 1					0-A 0-B 0-M	*	0	1	0	0
CMP	CMPA CMPB CMPD CMPS CMPU CMPX CMPY	81 C1 10 83 11 8C 11 83 8C 10	2 2 5 5 5 4 5	2 2 4 4 4 3 4	91 D1 10 93 11 9C 11 93 9C 10	4 4 7 7 7 6 7	2 2 3 3 3 2 3	A1 E1 10 A3 11 AC 11 A3 AC 10	4+ 4+ 7+ 6+ 7+ 6+ 7+ 6+ 7+	2+ 2+ 3+ 3+ 3+ 2+ 3+	B1 F1 10 B3 11 BC 11 B3 BC 10	5 5 8 8 8 7 8	3 3 4 4 4 3 4							Compare M from A Compare M from B Compare M M+1 from D Compare M M+1 from S Compare M M+1 from U Compare M M+1 from X Compare M M+1 from Y	8	1	1	1	1	
COM	COMA COMB COM													43 53	2 2	1 1					A-A B-B M-M	*	1	1	0	1
CWAI		3C	2	2																	CC A IMM-CC Wait for Interrupt	*	*	*	*	7
DAA														19	2	1					Decimal Adjust A	*	1	1	0	1
DEC	DECA DECB DEC													4A 5A	2 2	1 1					A-1-A B-1-B M-1-M	*	1	1	1	*
EOR	EORA EORB	88 C8	2 2	2 2	98 D8	4 4	2 2	A8 E8	4+ 4+	2+ 2+	B8 F8	5 5	3 3							A↔M-A B↔M-B	*	1	1	0	*	
EXG	R1, R2	1E	8	2																	R1↔R2	*	*	*	*	*
INC	INCA INCB INC													4C 5C	2 2	1 1					A+1-A B+1-B M+1-M	*	1	1	1	*
JMP																					EA ³ -PC	*	*	*	*	*
JSR																					Jump to Subroutine	*	*	*	*	*
LD	LDA LDB LDD LDS LDU LDX LDY	86 C6 CC 10 CE 8E 10 BE	2 2 3 4 3 3 4	2 2 3 4 3 3 4	96 D6 DC 10 DE 9E 10 9E	4 4 5 6 5 5 6	2 2 2 3 2 2 3	A6 E6 EC 10 EE AE 10 AE	4+ 4+ 5+ 6+ 5+ 5+ 6+ 4+	2+ 2+ 2+ 3+ 2+ 2+ 3+ 2+	B6 F6 FC 10 FE BE 10 BE	5 5 6 7 6 6 7	3 3 3 4 3 3 4							M-A M-B M M+1-D M M+1-S M M+1-U M M+1-X M M+1-Y	*	1	1	0	*	
LEA	LEAS LEAU LEAX LEAY													32 33 30 31	4+ 4+ 4+ 4+	2+ 2+ 2+ 2+					EA ³ -S EA ³ -U EA ³ -X EA ³ -Y	*	*	*	*	*

LEGEND:

- OP Operation Code (Hexadecimal)
- Number of MPU Cycles
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- *
- M Complement of M
- Transfer Into
- H Half-carry (from bit 3)
- N Negative (sign bit)
- Z Zero result
- Y Overflow, 2's complement
- C Carry from ALU
- ! Test and set if true, cleared otherwise
- *
- CC Condition Code Register
- :
- ∨ Logical or
- ∧ Logical and
- ⊕ Logical Exclusive or

INSTRUCTION SET
MC6809

PROGRAMMING AID (CONTINUED)

Instruction	Forms	Addressing Modes												Description	S	Z	V	C					
		Immediate			Direct			Indexed I			Extended								Inherent				
		Op	~	I	Op	~	I	Op	~	I	Op	~	I	Op	~	I							
LSL	LSLA													48	2	1		*	1	1	1	1	
	LSLB				08	6	2	68	6+	2+	78	7	3	58	2	1		*	1	1	1	1	
	LSL																		*	1	1	1	1
LSR	LSRA													44	2	1		*	0	1	*	1	
	LSRB				04	6	2	64	6+	2+	74	7	3	54	2	1		*	0	1	*	1	
	LSR																		*	0	1	*	1
MUL														3D	11	1	A * B -> D (Unsigned)	*	*	1	*	9	
NEG	NEGA													40	2	1	A ← 1 - A	8	1	1	1	1	
	NEGB													50	2	1	B ← 1 - B	8	1	1	1	1	
	NEG				00	6	2	60	6+	2+	70	7	3				M ← 1 - M	8	1	1	1	1	
NOP														12	2	1	No Operation	*	*	*	*	*	
OR	ORA	8A	2	2	9A	4	2	AA	4+	2+	8A	5	3				A v M -> A	*	1	1	0	*	
	ORB	CA	2	2	DA	4	2	EA	4+	2+	FA	5	3				B v M -> B	*	1	1	0	*	
	ORCC	1A	3	2													CC v IMM -> CC	*	1	1	0	*	
PSH	PSHS	34	5+	4	2												Push Registers on S Stack	*	*	*	*	*	
	PSHU	36	5+	4	2												Push Registers on L Stack	*	*	*	*	*	
PUL	PULS	35	5+	4	2												Pop Registers from S Stack	*	*	*	*	*	
	PULU	37	5+	4	2												Pop Registers from L Stack	*	*	*	*	*	
ROL	ROLA													49	2	1		*	1	1	1	1	
	ROLB				09	6	2	69	6+	2+	79	7	3	69	2	1		*	1	1	1	1	
ROR	RORA													46	2	1		*	1	1	1	1	
	RORB				06	6	2	66	6+	2+	76	7	3	56	2	1		*	1	1	1	1	
ROR	ROR																M ← M -> c	*	1	1	1	1	
RTI														38	8-15	1	Return From Interrupt	*	*	*	*	*	
RTS														39	5	1	Return from Subroutine	*	*	*	*	*	
SBC	SBCA	82	2	2	92	4	2	A2	4+	2+	82	5	3				A - M -> C -> A	8	1	1	1	1	
	SBCB	C2	2	2	D2	4	2	E2	4+	2+	F2	5	3				B - M -> C -> B	8	1	1	1	1	
SEX														1D	2	1	Sign Extend Bit to A	*	1	1	1	*	
ST	STA				97	4	2	A7	4+	2+	87	5	3				A -> M	*	1	1	0	*	
	STB				D7	4	2	E7	4+	2+	F7	5	3				B -> M	*	1	1	0	*	
	STD				DD	5	2	ED	5+	2+	FD	6	3				D -> M M + 1	*	1	1	0	*	
	STS				10	6	3	10	6+	3+	10	7	4					S -> M M + 1	*	1	1	0	*
					DF	6	3	EF	6+	3+	FF	7	4						*	1	1	0	*
	STU				DF	5	2	EF	5+	2+	FF	6	3					U -> M M + 1	*	1	1	0	*
	STX				9F	5	2	AF	5+	2+	8F	6	3					X -> M M + 1	*	1	1	0	*
	STY				10	6	3	10	6+	3+	10	7	4					Y -> M M + 1	*	1	1	0	*
				9F	6	3	AF	6+	3+	8F	7	4						*	1	1	0	*	
SUB	SUBA	80	2	2	90	4	2	A0	4+	2+	80	5	3				A - M -> A	8	1	1	1	1	
	SUBB	C0	2	2	D0	4	2	E0	4+	2+	F0	5	3				B - M -> B	8	1	1	1	1	
	SUBD	83	4	3	93	6	2	A3	6+	2+	83	7	3				D -> M M + 1 -> D	*	1	1	1	1	
SWI	SWI ⁰													3F	19	1	Software Interrupt 1	*	*	*	*	*	
	SWI ²													10	20	2	Software Interrupt 2	*	*	*	*	*	
	SWI ³													3F	20	1	Software Interrupt 3	*	*	*	*	*	
														11	20	1	Software Interrupt 3	*	*	*	*	*	
													3F	20	1	Software Interrupt 3	*	*	*	*	*		
SYNC													13	2,4	1	Synchronize to Interrupt	*	*	*	*	*		
TFR	R1, R2	1F	6	2													R1 -> R2	*	*	*	*	*	
TST	TSTA													4D	2	1	Test A	*	1	1	0	*	
	TSTB													5D	2	1	Test B	*	1	1	0	*	
	TST				0D	6	2	6D	6+	2+	7D	7	3				Test M	*	1	1	0	*	

NOTES:

- This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, Table 2.
- R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.
The 8 bit registers are: A, B, CC, DP
The 16 bit registers are: X, Y, U, S, D, PC
- EA is the effective address.
- The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
- 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
- SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
- Conditions Codes set as a direct result of the instruction.
- Value of half-carry flag is undefined.
- Special Case - Carry set if b7 is SET.

INSTRUCTION SET MC6809

PROGRAMMING AID (CONTINUED)

Branch Instructions

Instruction	Forms	Addressing Mode		Description	Flags				
		OP	#		S	Z	V	C	
BCC	BCC	24	3	Branch C=0 Long Branch C=0	*	*	*	*	*
	LBCC	10 24	5(6) 4		*	*	*	*	*
BCS	BCS	25	3	Branch C=1 Long Branch C=1	*	*	*	*	*
	LBCS	10 25	5(6) 4		*	*	*	*	*
BEQ	BEQ	27	3	Branch Z=1 Long Branch Z=0	*	*	*	*	*
	LBEO	10 27	5(6) 4		*	*	*	*	*
BGE	BGE	2C	3	Branch Z=Zero Long Branch Z=Zero	*	*	*	*	*
	LBGE	10 2C	5(6) 4		*	*	*	*	*
BGT	BGT	2E	3	Branch >Zero Long Branch >Zero	*	*	*	*	*
	LBGT	10 2E	5(6) 4		*	*	*	*	*
BHI	BHI	22	3	Branch Higher Long Branch Higher	*	*	*	*	*
	LBHI	10 22	5(6) 4		*	*	*	*	*
BHS	BHS	24	3	Branch Higher or Same Long Branch Higher or Same	*	*	*	*	*
	LBHS	10 24	5(6) 4		*	*	*	*	*
BLE	BLE	2F	3	Branchs Zero Long Branchs Zero	*	*	*	*	*
	LBLE	10 2F	5(6) 4		*	*	*	*	*
BLO	BLO	25	3	Branch lower Long Branch Lower	*	*	*	*	*
	LBLO	10 25	5(6) 4		*	*	*	*	*

Instruction	Forms	Addressing Mode		Description	Flags				
		OP	#		S	Z	V	C	
BLS	BLS	23	3	Branch Lower or Same Long Branch Lower or Same	*	*	*	*	*
	LBLS	10 23	5(6) 4		*	*	*	*	*
BLT	BLT	2D	3	Branch < Zero Long Branch < Zero	*	*	*	*	*
	LBLT	10 2D	5(6) 4		*	*	*	*	*
BMI	BMI	2B	3	Branch Minus Long Branch Minus	*	*	*	*	*
	LBMI	10 2B	5(6) 4		*	*	*	*	*
BNE	BNE	28	3	Branch Z=0 Long Branch Z≠0	*	*	*	*	*
	LBNE	10 28	5(6) 4		*	*	*	*	*
BPL	BPL	2A	3	Branch Plus Long Branch Plus	*	*	*	*	*
	LBPL	10 2A	5(6) 4		*	*	*	*	*
BRA	BRA	20	3	Branch Always Long Branch Always	*	*	*	*	*
	LBRA	16 20	5 3		*	*	*	*	*
BRN	BRN	21	3	Branch Never Long Branch Never	*	*	*	*	*
	LB RN	10 21	5 4		*	*	*	*	*
BSR	BSR	8D	7	Branch to Subroutine Long Branch to Subroutine	*	*	*	*	*
	LB SR	17 8D	9 3		*	*	*	*	*
BVC	BVC	29	3	Branch V=0 Long Branch V=0	*	*	*	*	*
	LBVC	10 29	5(6) 4		*	*	*	*	*
BVS	BVS	29	3	Branch V=1 Long Branch V=1	*	*	*	*	*
	LBVS	10 29	5(6) 4		*	*	*	*	*

SIMPLE BRANCHES

	OP	#	
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LB RN	1021	5	4
BSR	8D	7	2
LB SR	17	9	3

SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
N=1	BMI	2B	BPL	2A
Z=1	BEQ	27	BNE	28
V=1	BVS	29	BVC	28
C=1	BCS	25	BCC	24

SIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r > m	BGT	2E	BLE	2F
r ≥ m	BGE	2C	BLT	2D
r = m	BEQ	27	BNE	28
r ≤ m	BLE	2F	BGT	2E
r < m	BLT	2D	BGE	2C

UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r > m	BHI	22	BLS	23
r ≥ m	BHS	24	BLO	25
r = m	BEQ	27	BNE	28
r ≤ m	BLS	23	BHI	22
r < m	BLO	25	BHS	24

NOTES:

1. All conditional branches have both short and long variations.
2. All short branches are two bytes and require three cycles.
3. All conditional long branches are formed by prefixing the short branch opcode with 910 and using a 16-bit destination offset.
4. All conditional long branches require four bytes and six cycles if the branch is taken or five cycles if the branch is not taken.