



**UNIVERSITI KUALA LUMPUR
Malaysia France Institute**

**FINAL EXAMINATION
SEPTEMBER 2014 SESSION**

SUBJECT CODE : FSB23203
SUBJECT TITLE : MICROCONTROLLER
LEVEL : BACHELOR
**TIME / DURATION : 2.00 PM – 5.00 PM
(3 HOURS)**
DATE : 30 DECEMBER 2014

INSTRUCTIONS TO CANDIDATES

- 1. Please read the instructions given in the question paper CAREFULLY.**
 - 2. This question paper is printed on both sides of the paper.**
 - 3. Please write your answers on the answer booklet provided.**
 - 4. Answer should be written in blue or black ink except for sketching, graphic and illustration.**
 - 5. This question paper consists of TWO (2) sections. Section A and B. Answer all questions in Section A. For Section B, answer three (3) questions only.**
 - 6. Answer all questions in English.**
-

THERE ARE 7 PAGES OF QUESTIONS AND 8 APPENDIXES, EXCLUDING THIS PAGE.

SECTION A (Total: 40 marks)

INSTRUCTION: Answer ALL questions.

Please use the answer booklet provided.

Question 1

(a) Briefly explain the function of oscillator in microcontroller.

(2 marks)

(b) Explain the differences between microcontroller and general purpose microprocessor.

(4 marks)

(c) Given the following table:

Table 1: Assembly language vs machine language

ASSEMBLY LANGUAGE	MACHINE LANGUAGE
CLR A	E4
MOV A, #16	7410
ADD A, #2FH	242F
MOV R4, A	FC
MOV A, #19H	7419

Based on the information from Table 1, list all the contents of ROM from address 0x00 to 0x07.

(4 marks)

Question 2

(a) Write a program to add two 16 bits hexadecimal numbers which are 523_d and 310_d . Put the higher byte in R6 and the lower byte in R7.

(5 marks)

(b) Write a program to extract the digits, tens and hundreds from register ACC and put them into register R4, R5 and R6 respectively.

(5 marks)

Question 3

Given the following code segment for the subtraction of two signed number:

```
MOV    R3, #0x9D
MOV    R5, #-127
MOV    A,  R5
SUBB   A,  R3
```

According to the code given:

- (a) State the value of PSW. Briefly explain the method used to get its value. (4 marks)
- (b) Does microcontroller give you the correct answer? Please elaborate the method used to know the correctness of the answer. (2 marks)
- (c) Prove the answer given in Question 3(b) by performing manual calculation. (2 marks)
- (d) Assume that the answer given by microcontroller is wrong, is there any method that can be used to get the correct answer? Justify your answer. (2 marks)

Question 4

(a) Given the following segment of code:

```
SETB   PSW.3
MOV    R3, #3FH
```

- i. Indicate which register bank that has been selected and its range of address. (2 marks)
- ii. Give the address of RAM which contains the value of 3FH after code execution. (1 marks)

(b) Given the following code:

```
MOV    R0, #254
MOV    R4, #0xF3
MOV    R7, #11011100B
PUSH   7
PUSH   0
PUSH   4
POP    1
POP    2
POP    6
```

i. State the values of the content in RAM from 0x00 to 0x0F. Show the work flow to get all the values.

(6 marks)

ii. Determine the final value of SP register.

(1 mark)

SECTION B (Total: 60 marks)

INSTRUCTION: Answer only THREE (3) questions.

Please use the answer booklet provided.

Question 5

We want to develop a conveyor system with cooling fan.




Figure 1: Conveyor system with cooling fan

There are four (4) cooling fans (F1, F2, F3 and F4) which are placed on top of conveyor to reduce the temperature of the moving goods. At the same time, there are four (4) IR sensors (S1, S2, S3 and S4) which are placed at some precise locations beside the conveyor to detect the presence of the goods. If S1 is triggered, F1 will rotate. It will be the same case for S2, S3 and S4 which means that the cooling fan F2, F3 and F4 will rotate respectively. In some cases, there might be more than one sensor which are triggered at the same time due to the long size of the goods. As the result, the respective fans will then rotate together.

The conveyor is equipped with two (2) 12VDC motors which are connected in parallel while each cooling fan uses 5VDC motor.

(a) How many L293D motor drivers are needed for this system including conveyor itself?
Please justify.

(2 marks)

(b) Sketch the circuit diagram of the system.

(8 marks)

- (c) Once the system runs, the conveyor always turns clockwise (CW) while the motor for cooling fan turns counter-clockwise (CCW) when the respective sensor is triggered. Write the program of this system.

(10 marks)

Question 6

You are asked to develop a pick and place system. This system is equipped with one (1) robot arm with two (2) 5VDC motors (M1 and M2), three (3) limit switches (LS1, LS2 and LS3) and one (1) push button (S1).




Figure 2: Pick and Place System

Robot arm is initially at *Destination* position. Once S1 is pressed, M1 will turn clockwise (CW) to go to *Source* position. M1 will stop when LS1 is triggered. M2 then will turn clockwise (CW) to let the gripper picking the item. M2 will be stopped when LS3 is triggered. M1 will then rotate counter-clockwise (CCW) to place the item to the *Destination*. M1 will stop rotating when LS2 is triggered. M2 will then rotate counter-clockwise to drop the item and it will stop rotating when LS3 is no more active.

- (a) Sketch the circuit diagram of the system. Both motors are directly connected to microcontroller without any motor driver.

(8 marks)

- (b) Write the program to perform the indicated operation.

(12 marks)

Question 7

Based on the Figure 3, answer the following questions:




Figure 3: Input/output Connection

- (a) State the differences of using *polling* or *interrupt* method. (4 marks)

- (b) In this system, LED1 is blinking continuously while buzzer B1 will be on for a fraction second after SW1 is pressed. Write a program for this system using polling method for switch SW1 and buzzer B1, while using timer interrupt for LED1 to generate the longest delay possible of mode 1. (10 marks)

- (c) Modify the connection in Figure 3 and the code in 7(b) to allow using external interrupt for switch SW1. (6 marks)

Question 8

You are asked to create a display system for parking lot which will display the number of the available places. The value to be displayed will be sent to microcontroller using serial communication. The microcontroller will then display this value on 7 segments 7SEG-MPX4-CC.

- (a) Using 4511 decoder and serial port (COMPIM), design the circuit diagram of the system. (6 marks)

(b) State the involved timer and register in setting up the baud rate. Calculate the value to be loaded into register to have the value of baud rate equals to 9600.

(4 marks)

(c) Assume that there are more than 1000 places in the parking lot. Write a program to display the value received from serial communication.

(10 marks)

END OF QUESTIONS

APPENDIX 1 DATA SHEET AND INSTRUCTION SET

ARITHMETIC OPERATORS

MNEMONIC	DESCRIPTION	BYTES	CYCLES	C	OV	AC
<u>ADD A, Rn</u>	Add register to ACC	1	1	x	x	X
<u>ADD A, direct</u>	Add direct byte to ACC	2	1	x	x	X
<u>ADD A, @Ri</u>	Add indirect RAM to ACC	1	1	x	x	X
<u>ADD A, #data</u>	Add immediate data to ACC	2	1	x	x	X
<u>ADDC A, Rn</u>	Add register to ACC with Carry	1	1	x	x	X
<u>ADDC A, direct</u>	Add direct byte to ACC with Carry	2	1	x	x	X
<u>ADDC A, @Ri</u>	Add indirect RAM to ACC with Carry	1	1	x	x	X
<u>ADDC A, #data</u>	Add immediate data to ACC with Carry	2	1	x	x	X
<u>SUBB A, Rn</u>	Subtract Register from ACC with borrow	1	1	x	x	X
<u>SUBB A, direct</u>	Subtract indirect RAM from ACC with borrow	2	1	x	x	X
<u>SUBB A, @Ri</u>	Subtract indirect RAM from ACC with borrow	1	1	x	x	X
<u>SUBB A, #data</u>	Subtract immediate data from ACC with borrow	2	1	x	x	X
<u>INC A</u>	Increment ACC	1	1			
<u>INC Rn</u>	Increment register	1	1			
<u>INC direct</u>	Increment direct byte	2	1			
<u>INC @Ri</u>	Increment direct RAM	1	1			
<u>DEC A</u>	Decrement ACC	1	1			
<u>DEC Rn</u>	Decrement Register	1	1			
<u>DEC direct</u>	Decrement direct byte	2	1			
<u>DEC @Ri</u>	Decrement indirect RAM	1	1			
<u>INC DPTR</u>	Increment Data Pointer	1	2			
<u>MUL AB</u>	Multiply A and B	1	4	0	x	
<u>DIV AB</u>	Divide A by B	1	4	0	x	
<u>DAA</u>	Decimal Adjust ACC	1	1	x		

BOOLEAN OPERATORS

MNEMONIC	DESCRIPTION	BYTES	CYCLES	C	OV	AC
<u>CLR C</u>	Clear carry flag	1	1	0		
<u>CLR bit</u>	Clear direct bit	2	1			
<u>SETB C</u>	Set carry flag	1	1	1		
<u>SETB bit</u>	Set direct bit	2	1			
<u>CPL C</u>	Complement carry flag	1	1	x		
<u>CPL bit</u>	Complement direct bit	2	1			
<u>ANL C, bit</u>	AND direct bit to carry	2	2	x		
<u>ANL C, /bit</u>	AND complement of direct bit to carry	2	2	x		
<u>ORL C, bit</u>	OR direct bit to carry	2	2	x		
<u>ORL C, /bit</u>	OR complement of direct bit to carry	2	2	x		
<u>MOV C, bit</u>	Move direct bit to carry	2	1	x		
<u>MOV bit, C</u>	Move carry to direct bit	2	2			
<u>JC rel</u>	Jump if carry is set	2	2			
<u>JNC rel</u>	Jump if carry is NOT set	2	2			
<u>JB bit, rel</u>	Jump if direct bit is set	3	2			
<u>JNB bit, rel</u>	Jump if direct bit is NOT set	3	2			
<u>JBC bit, rel</u>	Jump if direct bit is set and clear that bit	3	2			

JUMPS AND BRANCHES

MNEMONIC	DESCRIPTION	BYTES	CYCLES	C	OV	AC
<u>ACALL</u> addr11	Absolute call within 2K page	2	2			
<u>LCALL</u> addr16	Absolute call (Long call)	3	2			
<u>RET</u>	Return from subroutine	1	2			
<u>RETI</u>	Return from interrupt	1	2			
<u>AJMP</u> addr11	Absolute jump within 2K page	2	2			
<u>LJMP</u> addr16	Absolute jump (Long jump)	3	2			
<u>SJMP</u> rel8	Relative jump within +/- 127 bytes (Short jump)	2	2			
<u>JMP @A+DPTR</u>	Jump direct relative to DPTR	1	2			
<u>JZ</u> rel8	Jump if ACC is zero	2	2			
<u>JNZ</u> rel8	Jump if ACC is NOT zero	2	2			
<u>CJNE</u> A.direct,rel8	Compare direct byte to ACC, jump if NOT equal	3	2	x		
<u>CJNE</u> A,#data,rel8	Compare immediate to ACC, jump if NOT equal	3	2	x		
<u>CJNE</u> Rn,#data,rel8	Compare immediate to register, jump if NOT equal	3	2	x		
<u>CJNE</u> @Ri,#data,rel8	Compare immediate to indirect, jump if NOT equal	3	2	x		
<u>DJNZ</u> Rn,rel8	Decrement register, jump if NOT zero	2	2			
<u>DJNZ</u> direct,rel8	Decrement direct byte, jump if NOT zero	3	2			
<u>NOP</u>	No operation (Skip to next instruction)	1	1			

LOGICAL OPERATIONS


MNEMONIC	DESCRIPTION	BYTES	CYCLES	C	OV	AC
<u>ANL</u> A,Rn	AND register to ACC	1	1			
<u>ANL</u> A,direct	AND direct byte to ACC	2	1			
<u>ANL</u> A,@Ri	AND indirect RAM to ACC	1	1			
<u>ANL</u> A,#data	AND immediate data to ACC	2	1			
<u>ANL</u> direct,A	AND ACC to direct byte	2	1			
<u>ANL</u> direct,#data	AND immediate data to direct byte	3	2			
<u>ORL</u> A,Rn	OR register to ACC	1	1			
<u>ORL</u> A,direct	OR direct byte to ACC	2	1			
<u>ORL</u> A,@Ri	OR indirect RAM to ACC	1	1			
<u>ORL</u> A,#data	OR immediate data to ACC	2	1			
<u>ORL</u> direct,A	OR ACC to direct byte	2	1			
<u>ORL</u> direct,#data	OR immediate data to direct byte	3	2			
<u>XRL</u> A,Rn	XOR register to ACC	1	1			
<u>XRL</u> A,direct	XOR direct byte to ACC	2	1			
<u>XRL</u> A,@Ri	XOR indirect RAM to ACC	1	1			
<u>XRL</u> A,#data	XOR immediate data to ACC	2	1			
<u>XRL</u> direct,A	XOR ACC to direct byte	2	1			
<u>XRL</u> direct,#data	XOR immediate data to direct byte	3	2			
<u>CLR</u> A	Clear the ACC	1	1			
<u>CPL</u> A	Complement the ACC	1	1			
<u>RL</u> A	Rotate the ACC left	1	1			
<u>RLC</u> A	Rotate the ACC left through Carry	1	1	x		
<u>RR</u> A	Rotate the ACC right	1	1			
<u>RRC</u> A	Rotate the ACC right through Carry	1	1	x		
<u>SWAP</u> A	Swap nibbles in the ACC	1	1			

DATA TRANSFER

MNEMONIC	DESCRIPTION	BYTES	CYCLES	C	OV	AC
<u>MOV A,Rn</u>	Move Register to ACC	1	1			
<u>MOV A,direct</u>	Move Direct byte to ACC	2	1			
<u>MOV A,@Ri</u>	Move Indirect byte to ACC	1	1			
<u>MOV A,#data</u>	Move Immediate data to ACC	2	1			
<u>MOV Rn,A</u>	Move ACC to Register	1	1			
<u>MOV Rn,direct</u>	Move Direct byte to Register	2	2			
<u>MOV Rn,#data</u>	Move Immediate data to Register	2	1			
<u>MOV direct,A</u>	Move ACC to Direct byte	2	1			
<u>MOV direct,Rn</u>	Move Register to Direct byte	2	2			
<u>MOV direct,direct</u>	Move Direct byte to Direct byte	3	2			
<u>MOV direct,@Ri</u>	Move Indirect RAM to Direct byte	3	2			
<u>MOV direct,#data</u>	Move Immediate data to Direct byte	3	2			
<u>MOV @Ri,A</u>	Move ACC to Indirect RAM	1	1			
<u>MOV @Ri,direct</u>	Move direct byte to indirect RAM.	2	2			
<u>MOV @Ri,#data</u>	Move Immediate data to Indirect RAM	2	1			
<u>MOV DPTR,#data16</u>	Load datapointer with 16 bit constant	3	2			
<u>MOVC A,@A+DPTR</u>	Move code byte at ACC+DPTR to ACC	1	2			
<u>MOVC A,@A+PC</u>	Move code byte at ACC+PC to ACC	1	2			
<u>MOVX A,@Ri</u>	Move external RAM to ACC	1	2			
<u>MOVX @Ri,A</u>	Move ACC to external RAM	1	2			
<u>MOVX A,@DPTR</u>	Move external RAM to ACC	1	2			
<u>MOVX @DPTR,A</u>	Move ACC to external RAM	1	2			
<u>PUSH direct</u>	Push direct byte to stack	2	2			
<u>POP direct</u>	Pop direct byte from stack	2	2			
<u>XCH A,Rn</u>	Exchange register with ACC	1	1			
<u>XCH A,direct</u>	Exchange direct byte with ACC	2	1			
<u>XCH A,@Ri</u>	Exchange indirect RAM with ACC	1	1			
<u>XCHD A,@Ri</u>	Exchange low order digit indirect RAM with ACC	1	1			

APPENDIX 2 8051 Pin Assignment

PDIP/Cerdip



APPENDIX 3 L293D Data Specification

L293, L293D QUADRUPLE HALF-H DRIVERS



SLRS008C – SEPTEMBER 1986 – REVISED NOVEMBER 2004

- Featuring Unitorde L293 and L293D Products Now From Texas Instruments
- Wide Supply-Voltage Range: 4.5 V to 36 V
- Separate Input-Logic Supply
- Internal ESD Protection
- Thermal Shutdown
- High-Noise-Immunity Inputs
- Functionally Similar to SGS L293 and SGS L293D
- Output Current 1 A Per Channel (600 mA for L293D)
- Peak Output Current 2 A Per Channel (1.2 A for L293D)
- Output Clamp Diodes for Inductive Transient Suppression (L293D)

description/ordering information

The L293 and L293D are quadruple high-current half-H drivers. The L293 is designed to provide bidirectional drive currents of up to 1 A at voltages from 4.5 V to 36 V. The L293D is designed to provide bidirectional drive currents of up to 600-mA at voltages from 4.5 V to 36 V. Both devices are designed to drive inductive loads such as relays, solenoids, dc and bipolar stepping motors, as well as other high-current/high-voltage loads in positive-supply applications.

All inputs are TTL compatible. Each output is a complete totem-pole drive circuit, with a Darlington transistor sink and a pseudo-Darlington source. Drivers are enabled in pairs, with drivers 1 and 2 enabled by 1,2EN and drivers 3 and 4 enabled by 3,4EN. When an enable input is high, the associated drivers are enabled, and their outputs are active and in phase with their inputs. When the enable input is low, those drivers are disabled, and their outputs are off and in the high-impedance state. With the proper data inputs, each pair of drivers forms a full-H (or bridge) reversible drive suitable for solenoid or motor applications.



ORDERING INFORMATION

T _A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	HSOP (DWP)	Tube of 20	L293DWP	L293DWP
	PDIP (N)	Tube of 25	L293N	L293N
	PDIP (NE)	Tube of 25	L293NE	L293NE
		Tube of 25	L293DNE	L293DNE

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2004, Texas Instruments Incorporated

APPENDIX 4 PSW, TMOD and TCON Registers

CY	AC	F0	RS1	RS0	OV	--	P
----	----	----	-----	-----	----	----	---

CY	PSW.7	Carry flag.
AC	PSW.6	Auxiliary carry flag.
F0	PSW.5	Available to the user for general purpose.
RS1	PSW.4	Register Bank selector bit 1.
RS0	PSW.3	Register Bank selector bit 0.
OV	PSW.2	Overflow flag.
--	PSW.1	User-definable bit.
P	PSW.0	Parity flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of 1 bits in the accumulator.

(MSB)	(LSB)																
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 12.5%; text-align: center;">GATE</td> <td style="width: 12.5%; text-align: center;">C/T</td> <td style="width: 12.5%; text-align: center;">M1</td> <td style="width: 12.5%; text-align: center;">M0</td> <td style="width: 12.5%; text-align: center;">GATE</td> <td style="width: 12.5%; text-align: center;">C/T</td> <td style="width: 12.5%; text-align: center;">M1</td> <td style="width: 12.5%; text-align: center;">M0</td> </tr> <tr> <td colspan="4" style="text-align: center;">Timer 1</td> <td colspan="4" style="text-align: center;">Timer 0</td> </tr> </table>	GATE	C/T	M1	M0	GATE	C/T	M1	M0	Timer 1				Timer 0				
GATE	C/T	M1	M0	GATE	C/T	M1	M0										
Timer 1				Timer 0													

GATE Gating control when set. The timer/counter is enabled only while the INTx pin is high and the TRx control pin is set. When cleared, the timer is enabled whenever the TRx control bit is set.

C/T Timer or counter selected cleared for timer operation (input from internal system clock). Set for counter operation (input from Tx input pin).

M1 Mode bit 1

M0 Mode bit 0

<u>M1</u>	<u>M0</u>	<u>Mode</u>	<u>Operating Mode</u>
0	0	0	13-bit timer mode
			8-bit timer/counter THx with TLx as 5-bit prescaler
0	1	1	16-bit timer mode
			16-bit timer/counters THx and TLx are cascaded; there is no prescaler
1	0	2	8-bit auto reload
			8-bit auto reload timer/counter; THx holds a value that is to be reloaded into TLx each time it overflows.
1	1	3	Split timer mode

D7				D0				
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
IE1	TCON.3		External interrupt 1 edge flag. Set by CPU when the external interrupt edge (H-to-L transition) is detected. Cleared by CPU when the interrupt is processed. <i>Note:</i> This flag does not latch low-level triggered interrupts.					
IT1	TCON.2		Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low-level triggered external interrupt.					
IE0	TCON.1		External interrupt 0 edge flag. Set by CPU when external interrupt (H-to-L transition) edge is detected. Cleared by CPU when interrupt is processed. <i>Note:</i> This flag does not latch low-level triggered interrupts.					
IT0	TCON.0		Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low-level triggered external interrupt.					

APPENDIX 5 Truth Table of 4511

FUNCTION TABLE

INPUTS				OUTPUTS										DISPLAY
\overline{EL}	\overline{BI}	\overline{LT}	D_D	D_C	D_B	D_A	O_a	O_b	O_c	O_d	O_e	O_f	O_g	
X	X	L	X	X	X	X	H	H	H	H	H	H	H	8
X	L	H	X	X	X	X	L	L	L	L	L	L	L	blank
L	H	H	L	L	L	L	H	H	H	H	H	H	L	0
L	H	H	L	L	L	H	L	H	H	L	L	L	L	1
L	H	H	L	L	H	L	H	H	L	H	H	L	H	2
L	H	H	L	L	H	H	H	H	H	H	L	L	H	3
L	H	H	L	H	L	L	L	H	H	L	L	H	H	4
L	H	H	L	H	L	H	H	L	H	H	L	H	H	5
L	H	H	L	H	H	L	L	L	H	H	H	H	H	6
L	H	H	L	H	H	H	H	H	H	L	L	L	L	7
L	H	H	H	L	L	L	H	H	H	H	H	H	H	8
L	H	H	H	L	L	H	H	H	H	L	L	H	H	9
L	H	H	H	L	H	L	L	L	L	L	L	L	L	blank
L	H	H	H	L	H	H	L	L	L	L	L	L	L	blank
L	H	H	H	H	L	L	L	L	L	L	L	L	L	blank
L	H	H	H	H	H	L	L	L	L	L	L	L	L	blank
L	H	H	H	H	H	H	L	L	L	L	L	L	L	blank
H	H	H	X	X	X	X				*				*

Note

1. H = HIGH state (the more positive voltage)
 L = LOW state (the less positive voltage)
 X = state is immaterial
 * Depends upon the BCD code applied during the LOW to HIGH transition of \overline{EL} .