CONFIDENTIAL





UNIVERSITI KUALA LUMPUR Malaysia France Institute

FINAL EXAMINATION

JANUARY 2014 SESSION

SUBJECT CODE	:	FSD23102
SUBJECT TITLE	:	MICROPROCESSOR
LEVEL	:	DIPLOMA
TIME / DURATION	:	(2 HOURS)
DATE	:	

INSTRUCTIONS TO CANDIDATES

- 1. Please read the instructions given in the question paper CAREFULLY.
- 2. This question paper is printed on both sides of the paper.
- 3. Please write your answers on the answer booklet provided.
- 4. Answer should be written in blue or black ink except for sketching, graphic and illustration.
- 5. This question paper consists of TWO (2) sections. Section A and B. Answer all questions in Section A. For Section B, answer two (2) questions only.
- 6. Answer all questions in English.

THERE ARE 8 PAGES OF QUESTIONS AND 2 PAGES OF APPENDICES, EXCLUDING THIS PAGE.

SECTION A (Total: 60 marks)

INSTRUCTION: Answer ALL questions. Please use the answer booklet provided.

Question 1

(a) State the function of Microprocessor.

(2 marks)

(b) Calculator is a one of Microprocessor System. Draw a block diagram to represent main components for calculator system.

(5 marks)

(c) CPU is the "master" component in Microprocessor System. It consist of ALU,CU and Registers. Briefly explain on the functions of these three (3) items; ALU,CU and Registers.

(6 marks)

 (d) Describe the function of System Bus in Microprocessor Based System and state TWO (2) system buses in M68000 microprocessor.

(3 marks)

(e) Define the function of timing circuit in microprocessor interfaces and discuss on the clock signal vs processing speed.

(4 marks)

Question 2

- Fill in the blanks with correct answers for the following questions: (a) i. The size of Data Register are _____ and the function of this register is . to (2 marks) Address Register consist of 32 bits but only use for _____ with A7 is ii. reserved for _____ (2 marks) The size of Status Register is . It consist of iii. ___, _, _____ and Condition Code Register Flag (CCR). (4 marks)
- (b) Figure 1 shows the Pin Assignment for M68000 microprocessor. Based on the figure, answer the following questions:



Figure 1: Pin Assignment for M68K microprocessor

i. Describe on the function of Processor Status pin and determine the status of AS for the valid output.

(4 marks)

ii. Briefly explained on how M68000 interfacing with devices using older processors (M6800) via 6800 Peripheral Control pins.

(4 marks)

(c) Consider the following instruction code:

MOVE.L #\$12345678,\$1000

Sketch on how data is usually stored in pairs of chips controlled by UDS and LDS pins in M68000.

(4 marks)

CONFIDENTIAL

Question 3

Convert and perform the arithmetic operation below and show the conversion procedure algorithmically.

(a) Convert 445 to hexadecimal form. (3 marks)
 (b) Convert \$B4A to decimal form. (3 marks)
 (c) Convert %110110100011100 to hexadecimal form. (2 marks)
 (d) Convert signed number \$F4 to decimal form. (3 marks)
 (e) By using *two's complement* binary arithmetic, compute the following operation. Note: Your calculations should be in 8-bit format for integer numbers.

\$9C - 87

(6 marks)

(f) If the Status Register contains of **\$870A**, determine the state of Trace, Extend and Negative flag.

(3 marks)

SECTION B (Total: 40 marks) INSTRUCTION: Answer TWO (2) questions only Please use the answer booklet provided.

Question 4

(a) Figure 2 shows the initial values of Address Registers, Data Registers and memory locations in M68K microprocessor.

Initial Values for Address & Data Registers	Initial Memory	
A1 = \$400401	\$400400	\$78
A2 = \$400405	\$400401	\$43
A3 = \$600600	\$400402	\$66
	\$400403	\$AA
D0 = \$0000000	\$400404	\$DE
D1 = \$1234ABCD	\$400405	\$27
D2 = \$FFFF1111	\$400406	\$12
D3 = \$0000002		
	\$600600	\$FF
	\$600601	\$FF

Figure 2: Initial values for Address Registers, Data Registers and memory

Explain the contents of the affected registers or memory locations when each of the following instructions are executed. Each instruction is executed independently. The initial values of the registers and memory are the same before each instruction is executed.

i.	SUB.W	D2 , D1	(2 marks)
ii.	MOVE.B	\$03(A1,D3.W), D1	(2 marks)
iii.	MOVE. L	(A1)+, D0	(2 marks)
iv.	MOVE. W	D2, (A3)	(2 marks)

(b) Consider the assembly language programs below:

START	ORG	\$400700
	MOVE.W	#\$89C3, D0
	LEA	\$400980, A0
	MOVE.W	D0, (A0)
	MOVE.B	(A0), D2
	MOVE.W	(A0), D5
	END START	г

i. Write comments for the whole programs above.

(6 marks)

ii. Show the contents of D2 and D5 after all the programs above is executed.Assume D2 and D5 contents are \$00000000 before execution.

.

(4 marks)

iii. State the Addressing Mode of the below instruction.

MOVE.W #\$89C3, D0

(2 marks)

Question 5

Figure 3 shows the assembly language programs, memory address and machine code after the instructions source has been assembled.

		INSTRUCT	ION LINE NO:			
00100200			1		ORG	\$100200
00100200			2	START:		
00100200			3			
00100200	4240		4	TOTAL	CLR.W	DO
00100202	123C	0005	5		MOVE.B	#5, D1
00100206	207C	0010021C	6		MOVEA.L	#DATA, AO
0010020C	D018		7	LOOP	ADD.B	(A0)+, D0
0010020E	5301		8		SUBI.B	#1, D1
00100210	66FA		9		BNE	LOOP
00100212	227C	0010021A	10		MOVEA.L	#SUM, A1
00100218	3280		11		MOVE.W	D0, (A1)
0010021A=	0000		12	SUM	DC.W	0
0010021C=	0A 11	1 05 1B 25	13	DATA	DC.B	\$0A,\$11,\$05,\$1B,\$25
00100221			14		END	START

Figure 3 : Assembly language programs, memory address and machine code

Based on the Figure 3, answer the following questions:

(a) List the Program Counter value before start the execution.

(1 mark)

(b) State the Conditional Branching instruction that has been used in the Figure 3 and justify the fucntion.

(2 marks)

(c) Based on the answer in Question 5(b), calculate the range of maximum forward and maximum backward of that conditional branching limitation.

(4 marks)

 (d) Show the contents of memory address from \$10021C until \$100220 after execution of the programs above.

(5 marks)

CONFIDENTIAL

(e) Refer instruction below (line number 7 in Figure 3) and answer the questions given:

LOOP ADD.B (A0)+, D0

i. Identify the target, action and label name for the instruction above.

(3 marks)

ii. State the Addressing Mode and briefly explain on the instruction above.

(3 marks)

iii. Show the contents of A0 and D0 after this instructions was executed. Consider the initial value of A0 is \$0010021C and D0 is \$00000000.

(2 marks)

Question 6

- (a) Design a flowchart to inspect the contents D2 and, if the contents are greater than \$55, divide the value with \$02 and store the result in memory location \$100000.
 Otherwise, multiply it with \$04 and store the result in memory location \$200000.
 (4 marks)
- (b) Write an assembly language program to represent your algorithm written in Question6 (a). Your program also must store value \$60 in D2 as initial data to compare.

(12 marks)

(c) Briefly explain on the Conditional Branching and give TWO (2) example of instruction in this type.

(4 marks)

END OF QUESTION

APPENDIX 1: M68K Datasheet

Opcode	Size	Operand	CCR		ffec	ctive	Addres	s s=s	ource,	d=destina	tion, e	=eithe	er, i=dis	placemen	t	Operation	Description
-	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		-
ABCD	В	Dv Dx	*U*U*	e	-	-	-	-	-	-	-	-	-	-	-	$Dv_m + Dv_m + X \rightarrow Dv_m$	Add BCD source and eXtend bit to
	-	$-(\Delta v) - (\Delta x)$		-	-	-	-	P	-	-	-	-	-	-	-	$-(\Delta v)_{in} + -(\Delta x)_{in} + X \rightarrow -(\Delta x)_{in}$	destination BCD result
AND 4	RWI	s Dn	****	ρ	\$	\$	0	6	•	2	\$	\$	\$	\$	s ⁴	s+Dn →Dn	Add hinary (ADD) or ADDD is used when
		Dn d		P	ď	ď	ď	ď	ď	d	ď	ď	-	-	-	Dn + d → d	source is #n. Prevent ADDD with #n ()
	WI	s An		•	•	۰ ۲	6	۰ ۲	6	۵ د	°	6	•	e	•	$s + \Delta n \rightarrow \Delta n$	Add address (W signature and a loss of the
	RWI	the d	****	d	6	d	d	d	d	d	4	4	3	0	-	#n+d->d	Add immediate to destination
	RWI	#11,0 #n.d	****	d	4	d	d	d	d	d	d	d	-		2	#n+u->u #n+d->d	Add quick immediate (#n nange, 1 to 9)
ADDU	RWI	#11,U	****	u	u	u	u	u	u	u	u	u	-	-	2	#II * U -> U Du , Du , V \ Du	Add source and system hit to destination
ADDY	DML	Uy,Ux $(\Lambda_y) = (\Lambda_y)$		e	-	-	-	-	-	-	-	-	-	-	-	$Uy + Ux + A \rightarrow Ux$ (Au) (Au) (Au)	And source and extend bit to destination
AND 4	DWI	-(Ay),-(AX)	-++00	-	-	-	-	e	-	-	-	-	-	-	- 4	$-(AY) + -(AX) + A \rightarrow -(AX)$	Lesies LAND environ te destination
AND	DWL	S,UN	00	e	-	S	S	S	S	S	S	S	S	S	S	SANUUN -> UN	Logical AND Source to destination
ANDL4	DWI	UN,0	++00	8	-	0	0	0	0	0	0	0	-	-	-	UN ANU 0 → 0	(ANDI IS USED WHEN SOURCE IS #N)
ANDI 4	DWL	#n,d	00	٥	-	٥	٥	٥	٥	٥	٥	٥	-	-	S	#n ANU 0 → 0 # AND CCD > CCD	Logical AND immediate to destination
ANDI 1	D	#n,LLK	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n ANU LLK → LLK	Logical AND immediate to LLK
ANUI *	W	#n,SK		-	-	-	-	-	-	-	-	-	-	-	S	$\#n ANU SK \rightarrow SK$	Logical AND immediate to SK (Privileged)
ASL	RML	Dx,Dy	****	e	-	-	-	-	-	-	-	-	-	-	-	i * ↓	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W only)
Bee	BM.	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address → PC	(8 or 16-bit ± offset to address)
BCHG	BL	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) $ ightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) → bit n of d	invert the bit in d
BCLR	ΒL	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	0 \rightarrow bit number of d	clear the bit in d
BRA	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET	ΒL	Dn,d	*	el	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) → Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	s	1 → bit n of d	set the bit in d
BSR	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	PC \rightarrow -(SP); address \rightarrow PC	Branch to subroutine (8 or 16-bit ± offset)
BTST	ΒL	Dn,d	*	e	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	s	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU	е	-	S	S	S	S	S	S	S	S	S	s	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound [s]
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	0→d	Clear destination to zero
CMP ⁴	BWL	s Dn	_****	e	s ⁴	s	s	s	s	S	s	s	s	S	s ⁴	set CCR with Dn – s	Compare Dn to source
CMPA ⁴	WI	s An	_****	s	e	s	s	s	s	s	s	s	s	5	s	set CCR with An - s	Compare An to source
CMPI ⁴	RWI	#nd	_****	d	-	d	d	d	d	d	d	d	-	-	2	set CCR with d - #n	Compare destination to #n
CMPM ⁴	RWI	$(\Delta y) + (\Delta y) +$	_****	-	-	-	P	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Av)	Compare (Ax) to (Av): Increment Ax and Av
DBee	W	Dn addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if on false then $\{ \text{Dn-1} \rightarrow \text{Dn} \}$	Test condition decrement and branch
0000		bil,addres														if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$ }	(16-hit + offset to address)
2010	w	e Da	-***0	0	-	•	•	•					•			+37hit Dn /+16hit s →+Dn	Dn = [16-hit remainden 16-hit quotient]
DIVU	w	o De	-***0	•		-	-	-	-		-	-	-		-	22bit Dn / 16bit o -> Dn	Dn= [16_bit remainder, 16_bit quotient]
	RWI	S,DH Daud	-**00	6		a d	d	ه ا	d	a d	d	ه ا	2	2	3 6 ⁴		Logical evolution DP Dr to destination
EUN ENRI 4	RWI	Un,u #n.d	-**00	e d	-	u d	u d	u d	u d	u d	u d	u d	-	-	5		Logical exclusive OK on to destination
EUNI EORI 4	B	#0,0 #., CCP		u	-	u	u	u	u	u	u	u	-	-	5	#NUNU 70	Logical exclusive OK #n to destination
EUNI 4	D	#N,UUK	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XUK LLK → LLK	LOGICAL EXClusive UK #N to LLK
EUKI	"	#n,ar	=====	-	-	-	-	-	-	-	-	-	-	-	S	$+n \sqrt{n} \sqrt{2} \sqrt{-3} \sqrt{n}$	Logical exclusive un #h to Sit (Privileged)
		RX,RY	_**00	9	e	-	-	-	-	-	-	-	-	-	-	register ← → register	Exenange registers (32-bit only)
EXI	WL	Un	00	٥	-	-	-	-	-	-	-	-	-	-	-	$Un.D \rightarrow Un.W Un.W \rightarrow Un.L$	Sign extend (change .b to .w or .w to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$HC \rightarrow -(SSH); SK \rightarrow -(SSH)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	Td → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); Td \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	îs → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	An \rightarrow -(SP); SP \rightarrow An;	Create local workspace on stack
																$SP + #n \rightarrow SP$	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	8	-	-	-	-	-	-	-	-	-	-	-		Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s	×	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d 1 bit left/right (.W only)
MOVE ⁴	BWL	s,d	-**00	е	s4	е	е	е	е	е	е	е	S	S	s4	s→d	Move data from source to destination
MOVE	W	s,CCR		S	-	S	S	S	S	S	S	S	S	S	S	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,SR	=====	s	-	s	S	S	S	S	S	S	S	S	s	$s \rightarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR,d		d	-	d	d	d	d	d	d	d	-	-	-	$SR \rightarrow d$	Move Status Register to destination
MOVE		USP.An		-	d	-	-	-	-	-	-	-	-	-	-	$USP \rightarrow An$	Move User Stack Pointer to An (Privilened)
		An, USP		-	s	-	-	-	-	-	-	-	-	-	-	An \rightarrow USP	Move An to User Stack Pointer (Privileged)
	RWI	sd	XNZVC	Dn	An	(∆n)	(An)+	-(An)	(i,∆n)	(iAn.Rn)	abs.W	abs.L	(i.PC)	(i.PC.Rn)	#n		

Oncode	Size	Operand	CCR	E	ffer	tive	Addres	s s=s	ource	d=destina	tion e	=eithe	r. i=dis	nlacemen	t	Operation	Description
	BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
MOVEA ⁴	WL	s.An		s	е	S	S	S	s	S	s	S	S	s	s	s → An	Move source to An (MOVE s.An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers $\rightarrow d$	Move specified registers to/from memory
		s,Rn-Rn		-	-	s	s	-	s	s	s	s	s	s	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		s	-	-	-	-	d	-	-	-	-	-	-	$Dn \rightarrow (i,An)(i+2,An)(i+4,A)$	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	8	8	s	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	8	8	s	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	0 - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	O-d→d	Negate destination (2's complement)
NEGX	BWL	d	*****	d	-	d	d	d	d	d	d	d		-	•	O-d-X→d	Negate destination with eXtend
NOP				-	÷	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	NOT(d) → d	Logical NOT destination (1's complement)
OR ⁴	BWL	s,Dn	-**00	е	-	S	S	S	S	S	8	S	8	8	s4	s OR Dn → Dn	Logical OR
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn OR d → d	(ORI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n OR d → d	Logical OR #n to destination
ORI ⁴	B	#n,CCR		-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	•	S	-	-	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET				-	÷	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	е	-	-	-	-	-	-	-	-		-	-		Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	1	-			-	-	1	-	-	S	X-4	Rotate Dy, #n bits left/right (#n: 1 to 8)
0.75	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Kotate destination 1-bit left/right (.W only)
KIE			=====	-	-	-	-	-	-	-	-	-	-	-	-	(SP) + \rightarrow SK; (SP) + \rightarrow PC	Keturn from exception (Privileged)
KIK				-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow UCK, (SP)^+ \rightarrow PC$	Return from subroutine and restore CCR
K12		0.0		-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Keturn from subroutine
2800	Б	Uy,Ux	*0*0*	е	-	-	-	-	-	-	-	-	-	-	-	$Ux_{10} - Uy_{10} - X \rightarrow Ux_{10}$	Subtract BLU source and extend bit from
C	D	-(Ay),-(AX)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - \lambda \rightarrow -(Ax)_{10}$	destination, DLD result
200	D	٥		٥	-	٥	a	٥	đ	٥	d	٥	-	-	-	If cc is true then I's \rightarrow d	If cc true then d.B = 111111111
0700																D ← 2 U 92I9	else d.b = 00000000
SIUP	DWI	#n		-	-	-	-	-	-	-	-	-	-	-	S	$\#n \rightarrow SK; SIUP$	Move #n to SK, stop processor (Privileged)
208 -	BWL	s,Un	*****	е	S J4	S	S	S	S	S	S	S	S	s	S,	Un - s → Un	Subtract binary (SUBI or SUBU used when
CUDA 4	wi	UN,O		е	0.	0	a	a	a	a	0	a	-	-	-	d-Un→d	Source is #n. Prevent Subu with #n.L)
SUDA -	WL.	s,An	*****	S	е	2	2	2	S	2	2	S	S	S	S	An - S → An	Subtract address (.W sign-extended to .L)
SUBU 4	DWL	#n,d	+++++	0	-	0	0	0	0	D	0	0	-	-	S	o-#n→o	Subtract immediate from destination
2000 .	DWL	#n,d	*****	۵	٥	٥	٥	٥	٥	٥	۵	٥	-	-	S	d-#n→d	Subtract quick immediate (#n range: 1 to 8)
208Y	BWL	Uy,Ux		е	-	-	-	-	-	-	-	-	-	-	-	$Ux - Uy - X \rightarrow Ux$	Subtract source and extend bit from
CWAD	w	-(AY),-(AX)	++00	-	-	-	-	е	-	-	-	-	•	-	-	$-(AX)(AY) - X \rightarrow -(AX)$	
2WAP	1	un L	-**00	0	-	-	-	-	-	-	-	-	-	-	-	UILS[J]:U] ← → UILS[J]:U]	exchange the lo-bit halves of Un
	0	U #		a	-	٥	a	۵	a	0	Q	٥	-	-	-	U = U = U = U = U = U = U = U = U = U =	IN ANU 2 SECTO PETIECT O, DIT/ OF O SECTO I
IKAP		#1		-	-	-	-	-	-	-	-	-	-	-	S	(vester teles entry) > 00 (0.04);3((→-(0.04));	Push Pu and SK, Pu set by vector table #h
TRATIV				\vdash												(vector table entry) → PL	(#n range: U to Io) If eventions are fivention TPAD
TOT	RWI	4	-**00	-	-	-	-	-	-	-	-	-	-	-	-	II Y CHEN IKAP #/	II overflow, execute an Overflow TRAP
	UWL	u A.,		ŭ	-	a	a	ŭ	a	Ű	ŭ	Ű	-	-	-		manu 2 set to renect destination
UNLK	-	AN	VNIZUC	-	0	-	-	-	-	C An Del	- No W	-	-	- ((DC D_c)	- #	an → 3P; (3P)+ → AN	Nemove local workspace from stack

APPENDIX 1: M68K Datasheet (continue)

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)												
CC	Condition	Test										
T	true	1	VC	overflow clear	!V							
F	false	0	VS	overflow set	۷							
HI*	higher than	!(C + Z)	PL	plus	!N							
LS"	lower or same	C + Z	M	minus	N							
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)							
LO", CSª	lower than	C	LT	less than	(N⊕V)							
NE	not equal	!Z	GT	greater than	![(N ⊕ V) + Z]							
FO	lenno	7	IF	less on equal	$(N \oplus V) + 7$							

An Address register (16/32-bit, n=0-7) SSP Supervisor Stack Pointer (32-bit) Dn Data register (8/16/32-bit, n=0-7) USP User Stack Pointer (32-bit)

Rn any data or address register

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, **O** cleared, **1** set, **U** undefined

* set according to operation's result, = set directly

PC Program Counter (24-bit)

SR Status Register (16-bit)

- Source, d Destination S
- Either source or destination e
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal **↑** Effective address
- Long only; all others are byte only 2
- Assembler calculates offset 3

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

Branch sizes: **B** or **.S** -128 to +127 bytes, **.W** or **.L** -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization 4

Distributed under the GNU general public use license.