



**UNIVERSITI KUALA LUMPUR
Malaysia France Institute**

**FINAL EXAMINATION
JANUARY 2014 SESSION**

SUBJECT CODE : FSD23102
SUBJECT TITLE : MICROPROCESSOR
LEVEL : DIPLOMA
TIME / DURATION :
(2 HOURS)
DATE :

INSTRUCTIONS TO CANDIDATES

1. Please read the instructions given in the question paper **CAREFULLY**.
2. This question paper is printed on both sides of the paper.
3. Please write your answers on the answer booklet provided.
4. Answer should be written in blue or black ink except for sketching, graphic and illustration.
5. This question paper consists of **TWO (2) sections**. Section A and B. Answer all questions in Section A. For Section B, answer two (2) questions only.
6. Answer all questions in English.

THERE ARE 8 PAGES OF QUESTIONS AND 2 PAGES OF APPENDICES, EXCLUDING THIS PAGE.

SECTION A (Total: 60 marks)**INSTRUCTION: Answer ALL questions.****Please use the answer booklet provided.****Question 1**

- (a) State the function of Microprocessor. (2 marks)
- (b) Calculator is a one of Microprocessor System. Draw a block diagram to represent main components for calculator system. (5 marks)
- (c) CPU is the “master” component in Microprocessor System. It consist of ALU,CU and Registers. Briefly explain on the functions of these three (3) items; ALU,CU and Registers. (6 marks)
- (d) Describe the function of System Bus in Microprocessor Based System and state TWO (2) system buses in M68000 microprocessor. (3 marks)
- (e) Define the function of timing circuit in microprocessor interfaces and discuss on the clock signal vs processing speed. (4 marks)

Question 2

(a) Fill in the blanks with correct answers for the following questions:

i. The size of Data Register are _____ and the function of this register is to _____.

(2 marks)

ii. Address Register consist of 32 bits but only use for _____ with A7 is reserved for _____.

(2 marks)

iii. The size of Status Register is _____. It consist of _____, _____, _____ and Condition Code Register Flag (CCR).

(4 marks)

(b) Figure 1 shows the Pin Assignment for M68000 microprocessor. Based on the figure, answer the following questions:




Figure 1: Pin Assignment for M68K microprocessor

- i. Describe on the function of Processor Status pin and determine the status of AS for the valid output.

(4 marks)

- ii. Briefly explained on how M68000 interfacing with devices using older processors (M6800) via 6800 Peripheral Control pins.

(4 marks)

- (c) Consider the following instruction code:

```
MOVE.L    #$12345678,$1000
```

Sketch on how data is usually stored in pairs of chips controlled by UDS and LDS pins in M68000.

(4 marks)

Question 3

Convert and perform the arithmetic operation below and show the conversion procedure algorithmically.

- (a) Convert **445** to hexadecimal form. (3 marks)
- (b) Convert **\$B4A** to decimal form. (3 marks)
- (c) Convert **%110110100011100** to hexadecimal form. (2 marks)
- (d) Convert signed number **\$F4** to decimal form. (3 marks)
- (e) By using *two's complement* binary arithmetic, compute the following operation.
Note: *Your calculations should be in 8-bit format for integer numbers.*
\$9C - 87 (6 marks)
- (f) If the Status Register contains of **\$870A**, determine the state of Trace, Extend and Negative flag. (3 marks)

SECTION B (Total: 40 marks)

INSTRUCTION: Answer TWO (2) questions only

Please use the answer booklet provided.

Question 4

- (a) Figure 2 shows the initial values of Address Registers, Data Registers and memory locations in M68K microprocessor.

Initial Values for Address & Data Registers	Initial Memory	
A1 = \$400401	\$400400	\$78
A2 = \$400405	\$400401	\$43
A3 = \$600600	\$400402	\$66
D0 = \$00000000	\$400403	\$AA
D1 = \$1234ABCD	\$400404	\$DE
D2 = \$FFFF1111	\$400405	\$27
D3 = \$00000002	\$400406	\$12

	\$600600	\$FF
	\$600601	\$FF

Figure 2: Initial values for Address Registers, Data Registers and memory

Explain the contents of the affected registers or memory locations when each of the following instructions are executed. Each instruction is executed independently. The initial values of the registers and memory are the same before each instruction is executed.

- i. SUB.W D2 , D1 (2 marks)

- ii. MOVE.B \$03(A1,D3.W), D1 (2 marks)

- iii. MOVE.L (A1)+, D0 (2 marks)

- iv. MOVE.W D2, (A3) (2 marks)

- (b) Consider the assembly language programs below: .

```
START ORG      $400700
MOVE.W        #$89C3, D0
LEA           $400980, A0
MOVE.W        D0, (A0)
MOVE.B        (A0), D2
MOVE.W        (A0), D5
END          START
```

- i. Write comments for the whole programs above.
(6 marks)
- ii. Show the contents of D2 and D5 after all the programs above is executed.
Assume D2 and D5 contents are \$00000000 before execution.
(4 marks)
- iii. State the Addressing Mode of the below instruction.

```
MOVE.W        #$89C3, D0
```

(2 marks)

Question 5

Figure 3 shows the assembly language programs, memory address and machine code after the instructions source has been assembled.

<i>INSTRUCTION LINE NO:</i>			
00100200	1	ORG	\$100200
00100200	2	START:	
00100200	3		
00100200 4240	4	TOTAL	CLR.W D0
00100202 123C 0005	5		MOVE.B #5, D1
00100206 207C 0010021C	6		MOVEA.L #DATA, A0
0010020C D018	7	LOOP	ADD.B (A0)+, D0
0010020E 5301	8		SUBI.B #1, D1
00100210 66FA	9		BNE LOOP
00100212 227C 0010021A	10		MOVEA.L #SUM, A1
00100218 3280	11		MOVE.W D0, (A1)
0010021A= 0000	12	SUM	DC.W 0
0010021C= 0A 11 05 1B 25	13	DATA	DC.B \$0A,\$11,\$05,\$1B,\$25
00100221	14	END	START

Figure 3 : Assembly language programs, memory address and machine code

Based on the Figure 3, answer the following questions:

- (a) List the Program Counter value before start the execution. (1 mark)

- (b) State the Conditional Branching instruction that has been used in the Figure 3 and justify the function. (2 marks)

- (c) Based on the answer in Question 5(b), calculate the range of maximum forward and maximum backward of that conditional branching limitation. (4 marks)

- (d) Show the contents of memory address from \$10021C until \$100220 after execution of the programs above. (5 marks)

- (e) Refer instruction below (line number 7 in Figure 3) and answer the questions given:

LOOP ADD.B (A0)+, D0







- i. Identify the target, action and label name for the instruction above.
(3 marks)
- ii. State the Addressing Mode and briefly explain on the instruction above.
(3 marks)
- iii. Show the contents of A0 and D0 after this instructions was executed.
Consider the initial value of A0 is \$0010021C and D0 is \$00000000.
(2 marks)

Question 6

- (a) Design a flowchart to inspect the contents D2 and, if the contents are greater than \$55, divide the value with \$02 and store the result in memory location \$100000. Otherwise, multiply it with \$04 and store the result in memory location \$200000.
(4 marks)
- (b) Write an assembly language program to represent your algorithm written in Question 6 (a). Your program also must store value \$60 in D2 as initial data to compare.
(12 marks)
- (c) Briefly explain on the Conditional Branching and give TWO (2) example of instruction in this type.
(4 marks)

END OF QUESTION

APPENDIX 1: M68K Datasheet

Opcode	Size	Operand	CCR	Effective Address s=source, d=destination, e=either, i=displacement											Operation	Description	
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*	e	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	Add BCD source and eXtend bit to destination, BCD result
ADD ⁺	BWL	s,Dn Dn,d	*****	e	s	s	s	s	s	s	s	s	s	s	s	$s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$	Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)
ADDA ⁺	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	$s + An \rightarrow An$	Add address (W sign-extended to .L)
ADDI ⁺	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	s	$#n + d \rightarrow d$	Add immediate to destination
ADDQ ⁺	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	-	-	s	$#n + d \rightarrow d$	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx -(Ay),-(Ax)	*****	e	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$ $-(Ay) + -(Ax) + X \rightarrow -(Ax)$	Add source and eXtend bit to destination
AND ⁺	BWL	s,Dn Dn,d	---*00	e	-	s	s	s	s	s	s	s	s	s	s	$s \text{ AND } Dn \rightarrow Dn$ $Dn \text{ AND } d \rightarrow d$	Logical AND source to destination (ANDI is used when source is #n)
ANDI ⁺	BWL	#n,d	---*00	d	-	d	d	d	d	d	d	d	-	-	s	$#n \text{ AND } d \rightarrow d$	Logical AND immediate to destination
ANDI ⁺	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	s	$#n \text{ AND } CCR \rightarrow CCR$	Logical AND immediate to CCR
ANDI ⁺	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	$#n \text{ AND } SR \rightarrow SR$	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	*****	e	-	-	-	-	-	-	-	-	-	-	-		Arithmetic shift Dy by Dx bits left/right
ASR	BWL	#n,Dy	*****	d	-	-	-	-	-	-	-	-	-	-	s		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	d	*****	-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (W only)
Bcc	BW ²	address ²	-----	-	-	-	-	-	-	-	-	-	-	-	-	if cc true then address \rightarrow PC	Branch conditionally (cc table on back) (8 or 16-bit \pm offset to address)
BCHG	B L	Dn,d #n,d	---*--	e	-	d	d	d	d	d	d	d	-	-	-	$\text{NOT}(\text{bit number of } d) \rightarrow Z$ $\text{NOT}(\text{bit } n \text{ of } d) \rightarrow \text{bit } n \text{ of } d$	Set Z with state of specified bit in d then invert the bit in d
BCLR	B L	Dn,d #n,d	---*--	e	-	d	d	d	d	d	d	d	-	-	-	$\text{NOT}(\text{bit number of } d) \rightarrow Z$ $0 \rightarrow \text{bit number of } d$	Set Z with state of specified bit in d then clear the bit in d
BRA	BW ²	address ²	-----	-	-	-	-	-	-	-	-	-	-	-	-	address \rightarrow PC	Branch always (8 or 16-bit \pm offset to addr)
BSET	B L	Dn,d #n,d	---*--	e	-	d	d	d	d	d	d	d	-	-	-	$\text{NOT}(\text{bit } n \text{ of } d) \rightarrow Z$ $1 \rightarrow \text{bit } n \text{ of } d$	Set Z with state of specified bit in d then set the bit in d
BSR	BW ²	address ²	-----	-	-	-	-	-	-	-	-	-	-	-	-	PC \rightarrow -(SP); address \rightarrow PC	Branch to subroutine (8 or 16-bit \pm offset)
BTST	B L	Dn,d #n,d	---*--	e	-	d	d	d	d	d	d	d	-	-	-	$\text{NOT}(\text{bit } Dn \text{ of } d) \rightarrow Z$ $\text{NOT}(\text{bit } \#n \text{ of } d) \rightarrow Z$	Set Z with state of specified bit in d Leave the bit in d unchanged
CHK	W	s,Dn	---UUU	e	-	s	s	s	s	s	s	s	s	s	s	if Dn=0 or Dn>s then TRAP	Compare Dn with 0 and upper bound [s]
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$0 \rightarrow d$	Clear destination to zero
CMP ⁺	BWL	s,Dn	-----	e	s	s	s	s	s	s	s	s	s	s	s	set CCR with Dn - s	Compare Dn to source
CMPA ⁺	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	set CCR with An - s	Compare An to source
CMPI ⁺	BWL	#n,d	-----	d	-	d	d	d	d	d	d	d	-	-	s	set CCR with d - #n	Compare destination to #n
CMPM ⁺	BWL	(Ay)+ (Ax)+	-----	-	-	e	-	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
OBcc	W	Dn,address ²	-----	-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn if Dn < -1 then addr \rightarrow PC }	Test condition, decrement and branch (16-bit \pm offset to address)
DIVS	W	s,Dn	---*0	e	-	s	s	s	s	s	s	s	s	s	s	$\pm 32\text{bit } Dn / \pm 16\text{bit } s \rightarrow \pm Dn$	$Dn = [16\text{-bit remainder}, 16\text{-bit quotient}]$
DIVU	W	s,Dn	---*0	e	-	s	s	s	s	s	s	s	s	s	s	$32\text{bit } Dn / 16\text{bit } s \rightarrow Dn$	$Dn = [16\text{-bit remainder}, 16\text{-bit quotient}]$
EOR ⁺	BWL	Dn,d	---*00	e	-	d	d	d	d	d	d	d	-	-	s	$Dn \text{ XOR } d \rightarrow d$	Logical exclusive OR Dn to destination
EORI ⁺	BWL	#n,d	---*00	d	-	d	d	d	d	d	d	d	-	-	s	$\#n \text{ XOR } d \rightarrow d$	Logical exclusive OR #n to destination
EORI ⁺	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	s	$\#n \text{ XOR } CCR \rightarrow CCR$	Logical exclusive OR #n to CCR
EORI ⁺	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	$\#n \text{ XOR } SR \rightarrow SR$	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry	-----	e	e	-	-	-	-	-	-	-	-	-	-	register \leftrightarrow register	Exchange registers (32-bit only)
EXT	WL	Dn	---*00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change B to W or W to L)
ILLEGAL			-----	-	-	-	-	-	-	-	-	-	-	-	-	PC \rightarrow -(SSP); SR \rightarrow -(SSP)	Generate Illegal Instruction exception
JMP		d	-----	-	-	d	-	-	d	d	d	d	d	d	-	$\uparrow d \rightarrow PC$	Jump to effective address of destination
JSR		d	-----	-	-	d	-	-	d	d	d	d	d	d	-	PC \rightarrow -(SP); $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An	-----	-	e	s	-	-	s	s	s	s	s	s	s	$\uparrow s \rightarrow An$	Load effective address of s to An
LINK		An,#n	-----	-	-	-	-	-	-	-	-	-	-	-	-	An \rightarrow -(SP); SP \rightarrow An; SP + #n \rightarrow SP	Create local workspace on stack (negative n to allocate space)
LSL	BWL	Dx,Dy	---*0*	e	-	-	-	-	-	-	-	-	-	-	-		Logical shift Dy, Dx bits left/right
LSR	BWL	#n,Dy	---*0*	d	-	-	-	-	-	-	-	-	-	-	s		Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d	---*0*	-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d 1 bit left/right (W only)
MOVE ⁺	BWL	s,d	---*00	e	s	e	e	e	e	e	e	e	s	s	s	$s \rightarrow d$	Move data from source to destination
MOVE	W	s,CCR	=====	s	-	s	s	s	s	s	s	s	s	s	s	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,SR	=====	s	-	s	s	s	s	s	s	s	s	s	s	$s \rightarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR,d	-----	d	-	d	d	d	d	d	d	d	-	-	-	SR \rightarrow d	Move Status Register to destination
MOVE	L	USP,An An,USP	-----	-	d	-	-	-	-	-	-	-	-	-	-	USP \rightarrow An An \rightarrow USP	Move User Stack Pointer to An (Privileged) Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

APPENDIX 1: M68K Datasheet (continue)

Opcode	Size	Operand	CCR	Effective Address											Operation	Description		
		s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(iAn)	(iAn,Rn)	abs.W	abs.L	(iPC)	(iPC,Rn)	#n			
MOVEA*	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	s	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM*	WL	Rn-Rn,d s,Rn-Rn	-----	-	-	d	-	d	d	d	d	d	-	-	-	-	Registers → d s → Registers	Move specified registers to/from memory (W source is sign-extended to L for Rn)
MOVEP	WL	Dn,(iAn) (iAn),Dn	-----	s	-	-	-	-	d	-	-	-	-	-	-	-	Dn → (iAn)...(i+2,An)...(i+4,A) (iAn) → Dn...(i+2,An)...(i+4,A)	Move Dn to/from alternate memory bytes (Access only even or odd addresses)
MOVEQ*	L	#n,Dn	-+*00	d	-	-	-	-	-	-	-	-	-	-	-	s	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-+*00	e	-	s	s	s	s	s	s	s	s	s	s	s	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-+*00	e	-	s	s	s	s	s	s	s	s	s	s	s	16bit s * 16bit Dn → Dn	Multiply unisg'd 16-bit; result: unisg'd 32-bit
NBCD	B	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	-	D - d ₁₀ - X → d	Negate BCD source and eXtend, BCD result
NEG	BWL	d	*****	d	-	d	d	d	d	d	d	d	-	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX	BWL	d	*****	d	-	d	d	d	d	d	d	d	-	-	-	-	0 - d - X → d	Negate destination with eXtend
NOP			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-+*00	d	-	d	d	d	d	d	d	d	-	-	-	-	NOT(d) → d	Logical NOT destination (1's complement)
OR*	BWL	s,Dn Dn,d	-+*00	e	-	s	s	s	s	s	s	s	s	s	s	s	s OR Dn → Dn Dn OR d → d	Logical OR (ORI is used when source is #n)
ORI*	BWL	#n,d	-+*00	d	-	d	d	d	d	d	d	d	-	-	-	s	#n OR d → d	Logical OR #n to destination
ORI*	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	-	s	#n OR CCR → CCR	Logical OR #n to CCR
ORI*	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	-	s	#n OR SR → SR (Privileged)	Logical OR #n to SR (Privileged)
PEA	L	s	-----	-	-	s	-	-	s	s	s	s	s	s	s	-	↑s → -(SP)	Push effective address of s onto stack
RESET			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
RDL	BWL	Dx,Dy	-+*0*	e	-	-	-	-	-	-	-	-	-	-	-	-	c ← [Dy] ← [Dx]	Rotate Dy, Dx bits left/right (without X)
RDR	W	#n,Dy		d	-	-	-	-	-	-	-	-	-	-	-	-	c ← [Dy] ← [Dn]	Rotate Dy, #n bits left/right (#n: 1 to 8)
RDL	BWL	Dx,Dy	****0*	e	-	-	-	-	-	-	-	-	-	-	-	-	c ← [Dy] ← [Dx] ← X	Rotate Dy, Dx bits L/R, X used then updated
RDR	W	#n,Dy		d	-	-	-	-	-	-	-	-	-	-	-	-	c ← [Dy] ← [Dn] ← X	Rotate Dy, #n bits left/right (#n: 1 to 8)
RDL	BWL	Dx,Dy		e	-	-	-	-	-	-	-	-	-	-	-	-	c ← [Dy] ← [Dx] ← X	Rotate destination l-bit left/right (W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → SR, (SP)+ → PC	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → CCR, (SP)+ → PC	Return from subroutine and restore CCR
RTS			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*	e	-	-	-	-	-	-	-	-	-	-	-	-	Dx ₁₀ - Dy ₁₀ - X → Dx ₁₀ -(Ax) ₁₀ - (Ay) ₁₀ - X → -(Ax) ₁₀	Subtract BCD source and eXtend bit from destination, BCD result
Scc	B	d	-----	d	-	d	d	d	d	d	d	d	-	-	-	-	If cc is true then 1's → d else 0's → d	If cc true then d.B = 11111111 else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	-	s	#n → SR, STOP	Move #n to SR, stop processor (Privileged)
SUB*	BWL	s,Dn Dn,d	*****	e	s	s	s	s	s	s	s	s	s	s	s	s	Dn - s → Dn d - Dn → d	Subtract binary (SUBI or SUBD used when source is #n. Prevent SUBD with #n.L)
SUBA*	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	s	An - s → An	Subtract address (W sign-extended to L)
SUBI*	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	-	-	d - #n → d	Subtract immediate from destination
SUBQ*	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	-	-	-	s	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx -(Ay),-(Ax)	*****	e	-	-	-	-	e	-	-	-	-	-	-	-	Dx - Dy - X → Dx -(Ax) - (Ay) - X → -(Ax)	Subtract source and eXtend bit from destination
SWAP	W	Dn	-+*00	d	-	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] ↔ bits[15:0]	Exchange the 16-bit halves of Dn
TAS	B	d	-+*00	d	-	d	d	d	d	d	d	d	-	-	-	-	test d → CCR, 1 → bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n	-----	-	-	-	-	-	-	-	-	-	-	-	-	s	PC → -(SSP), SR → (SSP); (vector table entry) → PC	Push PC and SR, PC set by vector table #n (#n range: 0 to 15)
TRAPV			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	d	-+*00	d	-	d	d	d	d	d	d	d	-	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK	BWL	An	-----	-	d	-	-	-	-	-	-	-	-	-	-	-	An → SP, (SP)+ → An	Remove local workspace from stack

Condition Tests (+ OR, ! NOT, ⊕ XOR, * Unsigned, * Alternate cc)					
cc	Condition	Test	cc	Condition	Test
T	true	I	VC	overflow clear	IV
F	false	O	VS	overflow set	V
HI*	higher than	!(C + Z)	PL	plus	IN
LS*	lower or same	C + Z	MI	minus	N
HS*, CC*	higher or same	!C	GE	greater or equal	!(N ⊕ V)
LD*, CS*	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	!Z	GT	greater than	!(N ⊕ V) + Z
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z

An Address register (16/32-bit, n=0-7)
Dn Data register (8/16/32-bit, n=0-7)
Rn any data or address register
s Source, **d** Destination
e Either source or destination
#n Immediate data, **i** Displacement
BCD Binary Coded Decimal
↑ Effective address
1 Long only; all others are byte only
2 Assembler calculates offset
3 Branch sizes: **B** or **S** -128 to +127 bytes, **W** or **L** -32768 to +32767 bytes
4 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization
SSP Supervisor Stack Pointer (32-bit)
USP User Stack Pointer (32-bit)
SP Active Stack Pointer (same as A7)
PC Program Counter (24-bit)
SR Status Register (16-bit)
CCR Condition Code Register (lower 8-bits of SR)
N negative, **Z** zero, **V** overflow, **C** carry, **X** extend
 * set according to operation's result, = set directly
 - not affected, **O** cleared, **I** set, **U** undefined

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

Distributed under the GNU general public use license.