# UNIVERSITI KUALA LUMPUR <br> Malaysia France Institute 

## FINAL EXAMINATION

## JANUARY 2014 SESSION

| SUBJECT CODE | $:$ FSD23102 |
| :--- | :--- |
| SUBJECT TITLE | $:$ MICROPROCESSOR |
| LEVEL | $:$ DIPLOMA |
| TIME / DURATION | $:$ |
|  |  |
| DATE | $:$ |

## INSTRUCTIONS TO CANDIDATES

1. Please read the instructions given in the question paper CAREFULLY.
2. This question paper is printed on both sides of the paper.
3. Please write your answers on the answer booklet provided.
4. Answer should be written in blue or black ink except for sketching, graphic and illustration.
5. This question paper consists of TWO (2) sections. Section A and B. Answer all questions in Section A. For Section B, answer two (2) questions only.
6. Answer all questions in English.

## SECTION A (Total: 60 marks)

## INSTRUCTION: Answer ALL questions.

Please use the answer booklet provided.

## Question 1

(a) State the function of Microprocessor.
(b) Calculator is a one of Microprocessor System. Draw a block diagram to represent main components for calculator system.
(c) CPU is the "master" component in Microprocessor System. It consist of ALU,CU and Registers. Briefly explain on the functions of these three (3) items; ALU,CU and Registers.
(d) Describe the function of System Bus in Microprocessor Based System and state TWO (2) system buses in M68000 microprocessor.
(e) Define the function of timing circuit in microprocessor interfaces and discuss on the clock signal vs processing speed.

## Question 2

(a) Fill in the blanks with correct answers for the following questions:
i. The size of Data Register are $\qquad$ and the function of this register is to $\qquad$ .
ii. Address Register consist of 32 bits but only use for $\qquad$ with A7 is reserved for $\qquad$ .
(2 marks)
iii. The size of Status Register is $\qquad$ . It consist of $\qquad$ _,
$\qquad$ , $\qquad$ and Condition Code Register Flag (CCR).
( 4 marks)
(b) Figure 1 shows the Pin Assignment for M68000 microprocessor. Based on the figure, answer the following questions:


Figure 1: Pin Assignment for M68K microprocessor
i. Describe on the function of Processor Status pin and determine the status of AS for the valid output.
ii. Briefly explained on how M68000 interfacing with devices using older processors (M6800) via 6800 Peripheral Control pins.
(4 marks)
(c) Consider the following instruction code:

## MOVE.L \#\$12345678,\$1000

Sketch on how data is usually stored in pairs of chips controlled by UDS and LDS pins in M68000.

## Question 3

Convert and perform the arithmetic operation below and show the conversion procedure algorithmically.
(a) Convert 445 to hexadecimal form.
(b) Convert \$B4A to decimal form.
(c) Convert \%110110100011100 to hexadecimal form.
(d) Convert signed number \$F4 to decimal form.
(e) By using two's complement binary arithmetic, compute the following operation. Note: Your calculations should be in 8-bit format for integer numbers.

$$
\$ 9 C-87
$$

(f) If the Status Register contains of \$870A, determine the state of Trace, Extend and Negative flag.

## SECTION B (Total: 40 marks) <br> INSTRUCTION: Answer TWO (2) questions only

Please use the answer booklet provided.

## Question 4

(a) Figure 2 shows the initial values of Address Registers, Data Registers and memory locations in M68K microprocessor.

| Initial Values for Address \& Data Registers | Initial Memory |  |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { A1 }=\$ 400401 \\ & \text { A2 }=\$ 400405 \\ & \text { A3 }=\$ 600600 \\ & \text { D0 }=\$ 00000000 \\ & \text { D1 }=\$ 1234 A B C D \\ & \text { D2 }=\$ \text { FFFF1111 } \\ & \text { D3 }=\$ 00000002 \end{aligned}$ | \$400400 | \$78 |
|  | \$400401 | \$43 |
|  | \$400402 | \$66 |
|  | \$400403 | \$AA |
|  | \$400404 | \$DE |
|  | \$400405 | \$27 |
|  | \$400406 | \$12 |
|  | ........... | ...... |
|  | ........... | $\ldots$ |
|  | \$600600 | \$FF |
|  | \$600601 | \$FF |

Figure 2: Initial values for Address Registers, Data Registers and memory

Explain the contents of the affected registers or memory locations when each of the following instructions are executed. Each instruction is executed independently. The initial values of the registers and memory are the same before each instruction is executed.
i. SUB.W D2 , D1
ii. MOVE.B \$03(A1,D3.W), D1
iii. MOVE. L (A1)+, D0
iv. MOVE.W D2, (A3)
(2 marks)
(b) Consider the assembly language programs below:

| START ORG | $\$ 400700$ |
| :--- | :--- |
| MOVE.W | $\# \$ 89 C 3$, D0 |
| LEA | $\$ 400980$, A0 |
| MOVE.W | D0, (A0) |
| MOVE.B | (A0), D2 |
| MOVE.W | (A0), D5 |
| END START |  |

i. Write comments for the whole programs above.
(6 marks)
ii. Show the contents of D2 and D5 after all the programs above is executed. Assume D2 and D5 contents are $\$ 00000000$ before execution.
iii. State the Addressing Mode of the below instruction.

```
MOVE.W #$89C3, D0
```


## Question 5

Figure 3 shows the assembly language programs, memory address and machine code after the instructions source has been assembled.

| INSTRUCTION LINE NO: |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00100200 |  | 1 |  | ORG | \$100200 |
| 00100200 |  | 2 | START: |  |  |
| 00100200 |  | 3 |  |  |  |
| 00100200 | 4240 | 4 | TOTAL | CLR.W | D0 |
| 00100202 | 123C 0005 | 5 |  | MOVE.B | \#5, D1 |
| 00100206 | 207C 0010021C | 6 |  | MOVEA.L | \#DATA, A0 |
| 0010020C | D018 | 7 | LOOP | ADD. ${ }^{\text {B }}$ | (AO) + , DO |
| 0010020E | 5301 | 8 |  | SUBI.B | \#1, D1 |
| 00100210 | 66 FA | 9 |  | BNE | LOOP |
| 00100212 | 227C 0010021A | 10 |  | MOVEA.L | \#SUM, A1 |
| 00100218 | 3280 | 11 |  | MOVE.W | D0, (A1) |
| 0010021A= | 0000 | 12 | SUM | DC.W | 0 |
| 0010021C= | OA 11051 l | 13 | DATA | DC. B | \$0A, \$11, \$05, \$1B, \$25 |
| 00100221 |  | 14 |  | END | START |

Figure 3 : Assembly language programs, memory address and machine code

Based on the Figure 3, answer the following questions:
(a) List the Program Counter value before start the execution.
(b) State the Conditional Branching instruction that has been used in the Figure 3 and justify the fucntion.
(c) Based on the answer in Question 5(b), calculate the range of maximum forward and maximum backward of that conditional branching limitation.
(d) Show the contents of memory address from $\$ 10021 \mathrm{C}$ until $\$ 100220$ after execution of the programs above.
(e) Refer instruction below (line number 7 in Figure 3) and answer the questions given:

> LOOP ADD.B (A0)+, D0
i. Identify the target, action and label name for the instruction above.
ii. State the Addressing Mode and briefly explain on the instruction above.
iii. Show the contents of AO and DO after this instructions was executed. Consider the initial value of A0 is $\$ 0010021 \mathrm{C}$ and D0 is $\$ 00000000$.
(2 marks)

## Question 6

(a) Design a flowchart to inspect the contents D2 and, if the contents are greater than $\$ 55$, divide the value with $\$ 02$ and store the result in memory location $\$ 100000$. Otherwise, multiply it with \$04 and store the result in memory location \$200000.
(4 marks)
(b) Write an assembly language program to represent your algorithm written in Question 6 (a). Your program also must store value $\$ 60$ in D2 as initial data to compare.
(12 marks)
(c) Briefly explain on the Conditional Branching and give TWO (2) example of instruction in this type.

## END OF QUESTION

APPENDIX 1：M68K Datasheet

| Opcode | Size | Operand | CCR |  | Effectiv | tive A | Addres | S s＝s | sourc | destina | ion， $\mathrm{e}=$ | e＝either | er．i＝dis | splacement |  | Operation | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BWL | s．d | XNzvc | Dn | An（ 4 | （An） | （An）＋ | －（An） | （i，An） | （iAn，Rn） | abs．W｜ | abs．L | （iPC） | （iPC，Rn） | \＃n |  |  |
| ABCD | B | $\begin{array}{\|l\|} \hline D y, D x \\ -(A y)-(A x) \end{array}$ | ＊U＊U＊ | － | － | - | - | $8$ |  | － |  | － | － |  |  | $\begin{aligned} & D y_{10}+D x_{10}+X \rightarrow D x_{10} \\ & -(A y)_{0}+-(A x)_{10}+X \rightarrow-(A x)_{10} \end{aligned}$ | Add BCD source and eXtend bit to destination，BCD result |
| $\mathrm{ADD}^{4}$ | BWL | $\begin{aligned} & \text { s.Dn } \\ & \text { inn,d } \end{aligned}$ | ＊＊＊＊＊ | $\begin{array}{\|l\|l\|l\|} \hline \\ \hline \end{array}$ | $\left\|\begin{array}{c} s \\ d^{4} \end{array}\right\|$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & \text { s } \\ & \text { d } \end{aligned}$ | $\mathrm{d}$ | $\begin{aligned} & s \\ & \text { d } \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \\ & \hline \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $s$ | s | $s^{4}$ | $\begin{aligned} & s+D_{n} \rightarrow D_{n} \\ & D_{n}+d \rightarrow d \end{aligned}$ | Add binary（ADDI or ADDD is used when source is \＃n．Prevent ADDQ with \＃n．L） |
| ADDA $^{4}$ | WL | s．An |  | s | e | s | s | s | s | s | s | s | s | s | s | $\mathrm{s}+\mathrm{An} \rightarrow \mathrm{An}$ | Add address（W sign－extended to ．L） |
| ADOI $^{4}$ | BWL | \＃n，d |  | d | － | d | d | d | d | d | d | d | － | － | s | $\#{ }^{n}+\mathrm{d} \rightarrow \mathrm{d}$ | Add immediate to destination |
| $\mathrm{ADDO}^{4}$ | BWL | \＃n，d |  | d | d | d | d | d | d | d | d | d | － | － | s | $\#_{n}+d \rightarrow d$ | Add quick immediate（\＃n range：I to 8） |
| ADDX | BWL | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { yy.Dx } \\ -(A y)-(A x) \end{array} \\ \hline \end{array}$ | ＊＊＊＊＊ | － | $-$ |  |  | \& |  | － |  |  |  |  |  | $\begin{aligned} & D y+D x+X \rightarrow D x \\ & -(A y)+-(A x)+X \rightarrow-(A x) \end{aligned}$ | Add source and eXtend bit to destination |
| $\mathrm{AND}^{4}$ | BWL | $\begin{array}{\|l} \hline \text { s.Dn } \\ \text { Dn,d } \end{array}$ | －＊＊00 | $\begin{array}{\|l\|l} \mathrm{e} \\ \mathrm{e} \\ \hline \end{array}$ | $-1$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | d | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & \text { d } \end{aligned}$ | $\begin{aligned} & s \\ & d \\ & \hline \end{aligned}$ | $\begin{aligned} & s \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | s | s | $s^{4}$ | $\begin{aligned} & \text { s AND Dn } \rightarrow \text { Dn } \\ & \mathrm{Dn}_{\mathrm{n}} \text { AND } \mathrm{d} \rightarrow \mathrm{~d} \end{aligned}$ | Logical AND source to destination （ANDI is used when source is \＃n） |
| ANDI ${ }^{4}$ | BWL | \＃n，d | ＊00 | d | － | d | d | d | d | d | d | d | － | － | s | \＃n ANOd $\rightarrow$ d | Logical AND immediate to destination |
| $\mathrm{ANDI}^{4}$ | B | \＃n，CCR | \＃\＃ | － | － | － | － | － | － | － | － | － | － | － | s | \＃n AND CCR $\rightarrow$ CCR | Logical AND immediate to CCR |
| $\mathrm{ANDI}^{4}$ | W | \＃n，SR | \＃\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | $s$ | \＃n AND SR $\rightarrow$ SR | Logical AND immediate to SR（Privileged） |
| $\begin{aligned} & \text { ASL } \\ & \text { ASR } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { BWL } \\ W \\ \hline \end{array}$ |  | ＊＊＊＊＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{~d} \end{aligned}$ | $-1$ | j | $d$ | $d$ | $d$ | $d$ | $j$ |  |  |  | s |  | Arithmetic shift Dy by Dx bits left／right Arithmetic shift Dy \＃n bits L／R（\＃n：I to 8） Arithmetic shift ds I bit left／right（．W only） |
| Bcc | BW ${ }^{3}$ | address $^{2}$ |  | － | － | － | － | － | － | － | － | － | － | － | － | if cce true then address $\rightarrow$ PC | Branch conditionally（ce table on back） （8 or 16 －bit $\pm$ offset to address） |
| BCHG | B L | $\begin{aligned} & \begin{array}{l} \text { Dn,d } \\ \text { \#n,d } \end{array} \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \mathrm{e} \\ \mathrm{~d}^{\mathrm{d}} \\ \hline \end{array}$ | $-$ | $\begin{array}{\|l\|} \hline d \\ \hline d \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | d | $\begin{aligned} & d \\ & d \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | $s$ | NOT（bit number of d）$\rightarrow z$ NOT（bit $n$ of d）$\rightarrow$ bit n of d | Set $Z$ with state of specified bit in $d$ then invert the bit ind |
| BCLR | B L | $\begin{aligned} & \text { On,d } \\ & \text { \#n,d } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \mathrm{e}^{\prime} \\ \mathrm{d}^{\prime} \end{array}$ | $-$ | $\begin{array}{\|l} \hline d \\ d \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | $s$ | $\begin{aligned} & \text { NOT(bit number of } \mathrm{d}) \rightarrow z \\ & 0 \rightarrow \text { bit number of } \mathrm{d} \end{aligned}$ | Set $Z$ with state of specified bit in $d$ then clear the bit in d |
| BRA | $B W^{3}$ | address $^{2}$ |  | － | － | － | － | － | － | － | － | － | － | － | － | address $\rightarrow$ PC | Branch aways（8 or 16－bit $\pm$ offset to addr） |
| BSET | B L | $\begin{aligned} & \text { Dn,d } \\ & \text { \#n,d } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \mathrm{e}^{\mathrm{f}} \\ \mathrm{~d}^{\prime} \end{array}$ |  | $\begin{array}{\|l\|} \hline d \\ d \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $d$ | $d$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | $s$ | $\begin{aligned} & \text { NOT( bit } n \text { of } d) \rightarrow z \\ & 1 \rightarrow \text { bitn of } d \end{aligned}$ | Set $Z$ with state of specified bit in $d$ then set the bit ind |
| BSR | BW ${ }^{3}$ | address $^{2}$ |  | － | － | － | － | － | － | － | － | － | － | － | － | PC $\rightarrow$－（SP）：address $\rightarrow$ PC | Branch to subroutine（8 or 15 －bit $\pm$ offset） |
| BTST | B L | $\begin{aligned} & \text { Dn,d } \\ & \# n, d \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \mathrm{e}^{\mathrm{d}} \\ \mathrm{~d}^{\prime} \end{array}$ |  | $\begin{array}{\|l\|} \hline \mathrm{d} \\ \mathrm{~d} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | d | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | d | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $s$ | $\begin{aligned} & \text { NOT( bit Dn of d) } \rightarrow z \\ & \text { NOT(bit \#n of } d) \rightarrow z \end{aligned}$ | Set $Z$ with state of specified bit in d Leave the bit in d unchanged |
| CHK | W | s．Dn | －＊uUu | e | － | s | s | s | s | s | s | s | s | s | s | if $\mathrm{Dn}<\mathrm{D}$ or Dn＞s then TRAP | Compare Dn with 0 and upper bound［s］ |
| CLR | BWL | d | －0100 | d | － | d | d | d | d | d | d | d | － | － | － | $0 \rightarrow$ d | Clear destination to zero |
| $\mathrm{CMP}^{4}$ | BWL | s．Dn | －＊＊＊＊ | \＆ | $\mathrm{s}^{4}$ | s | s | s | s | s | s | s | s | s | $\mathrm{s}^{4}$ | set CCR with Dn－s | Compare Dn to source |
| CMPA $^{+}$ | WL | s．An | －＊＊＊＊ | s | e | s | s | s | s | s | s | s | s | s | s | set CCR with An－s | Compare An to source |
| CMPI ${ }^{4}$ | BWL | \＃n，d | －＊＊＊＊ | d | －d | d | d | d | d | d | d | d | － | － | s | set CCR with d－\＃n | Compare destination to \＃n |
| CMPM $^{4}$ | BWL | （Ay）＋，（Ax）＋ |  | － | － | － | \＆ | － | － | － | － | － | － | － | － | set CCR with（Ax）－（Ay） | Compare（Ax）to（Ay）：Increment Ax and Ay |
| DBce | W | Dn，addres ${ }^{2}$ |  | － | － | － | － | － | － | － | － | － | － | － | － | $\begin{aligned} & \text { if ce false then }\left\{D_{n-1} \rightarrow D_{n}\right. \\ & \text { if } \left.\mathrm{Dn}_{\mathrm{n}}>-1 \text { then addr } \rightarrow P C\right\} \end{aligned}$ | Test condition，decrement and branch （16－bit $\pm$ offset to address） |
| DIVS | W | s．Dn | －＊＊＊0 | 8 | － | s | s | s | s | s | s | s | s | s | s | $\pm 32 \mathrm{bit} \mathrm{Dn} / \pm 16 \mathrm{~b}$ its $\rightarrow \pm \mathrm{Dn}^{\text {n }}$ | Dn $n=$［16－bit remainder，16－bit quotient ］ |
| DIVU | W | s．Dn | ＊＊ | 8 | － | $s$ | s | s | s | 5 | s | s | s | $s$ | 5 | 32 bit Dn／IGbit s $\rightarrow$ Dn | $\mathrm{D}_{\mathrm{n}}=$［16－bit remainder， 16 －bit quotient ］ |
| EQR ${ }^{4}$ | BWL | Dn，d | ＊＊00 | 8 | － | d | d | d | d | d | d | $d$ | － | － | $\mathrm{s}^{4}$ | Dn X RRd $\rightarrow$ d | Logical exclusive DR Dn to destination |
| EQRI ${ }^{4}$ | BWL | \＃n，d | 00 | d | － | d | d | d | d | d | d | d | － | － | s | \＃n X OR d $\rightarrow$ d | Logical exclusive DR \＃n to destination |
| EQRI ${ }^{4}$ | B | \＃n，CCR | \＃\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | s | \＃n XDR CCR $\rightarrow$ CCR | Logical exclusive DR \＃n to CCR |
| EQRI ${ }^{4}$ | W | \＃n，SR | \＃\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | 5 | $\# \cap \mathrm{XOR} \mathrm{SR} \rightarrow$ SR | Logical exclusive DR \＃n to SR（Privileged） |
| EXK | L | Rx．Ry |  | 8 | 8 | － | － | － | － | － | － | － | － | － |  | register $\leftarrow \rightarrow$ register | Exchange registers（32－bit only） |
| EXT | WL | Dn | ＊＊00 | d | － | － | － | － | － | － | － | － | － | － |  | Dn．B $\rightarrow$ Dn．W｜ Dn．$^{\text {W }} \rightarrow$ D $\mathrm{n} . \mathrm{L}$ | Sign extend（change ．B to．W or．W to ．L） |
| ｜lLEGAL |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － |  | PC $\rightarrow$－（SSP）：SR $\rightarrow$－（SSP） | Generate Illegal Instruction exception |
| JMP |  | d | －－－ | － | －d | d | － | － | d | d | d | d | d | d |  | Td $\rightarrow$ PC | Jump to effective address of destination |
| JSR |  | d | －－－－ | － | －d | d | － | － | d | d | d | d | d | d |  | PC $\rightarrow$－（SP）：$\uparrow$ d $\rightarrow$ PC | push PC．jump to subroutine at address d |
| LEA | ［ | s．An | －－－－－ | － | e | s | － | － | s | s | s | s | s | s | － | $\mathrm{T}_{\text {s }} \rightarrow$ An | Load effective address of s to An |
| LINK |  | An，\＃n |  | － | － | － | － | － | － | － | － | － | － | － | － | $\begin{aligned} & \text { An } \rightarrow-(S P): S P \rightarrow A n ; \\ & \text { SP }+\# n \rightarrow \text { SP } \end{aligned}$ | Create local workspace on stack （negative $n$ to allocate space） |
| $\begin{array}{\|l\|} \hline \text { LSL } \\ \text { LSR } \end{array}$ | $\begin{array}{\|c\|} \hline \text { BWL } \\ W \\ \hline \end{array}$ |  | ＊＊＊0＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{~d} \end{aligned}$ |  | d | $d$ | $d$ | $\mathrm{d}$ | $d$ | $d$ | d |  |  | s |  | Logical shift Dy．Dx bits left／right Logical shift Dy．\＃n bits L／R（\＃n：I to 8） Logical shift dI bit left／right（W only） |
| MOVE ${ }^{4}$ | BWL | s．d | －＊＊00 | e | $\mathrm{s}^{4}$ | e | 8 | e | e | e | e | e | s | s | $\mathrm{s}^{4}$ | $s \rightarrow$ d | Move data from source to destination |
| MOVE | W | s．CCR | \＃ミミミミ | s | － | s | s | s | s | s | s | s | s | s | s | $s \rightarrow$ CCR | Move source to Condition Code Register |
| MOVE | W | s．SR | \＃\＃ミ\＃\＃ | s | － | s | s | s | s | s | S | s | s | s | s | $s \rightarrow$ SR | Move source to Status Register（Privileged） |
| MOVE | N | SR，d | －－－－－ | d | － | d | d | d | $d$ | d | d | $d$ | － | － |  | SR $\rightarrow$ d | Move Status Register to destination |
| MOVE | L | $\begin{array}{\|l} \text { USP,An } \\ \text { An,USP } \end{array}$ |  |  | $\begin{aligned} & \hline d \\ & s \\ & \hline \end{aligned}$ |  |  |  |  | － |  | － |  | － | － | $\begin{aligned} & \text { USP } \rightarrow \text { An } \\ & \text { An } \rightarrow \text { USP } \end{aligned}$ | Move User Stack Pointer to An（Privileged） Move An to User Stack Pointer（Privileged） |
|  | BWL | s．d | xnzvc | Dn | An（a） | （An） | （An）＋ | －（An） | （i，An） | （iAn，Rn） | abs．W | abs．L | （iPC） | （iPC．Rn） | \＃n |  |  |

APPENDIX 1: M68K Datasheet (continue)

| Opcode | Size | Operand | CCR | Effective Address s=source, d=destination, e=either, i=displacement |  |  |  |  |  |  |  |  |  |  |  | Operation | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BWL | s.d | xnzvc | Dn | An | (An) | (An)+ | -(An) | (i. A ) | (iAn,Rn) | abs.W | abs. 1 | (iPC) | (iPC,Rn) | \#n |  |  |
| MOVEA ${ }^{4}$ | WL | s.An | ----- | s | e | s | s | s | s | s | s | s | s | $s$ | s | $s \rightarrow$ An | Move source to An (MOVE s,An use MOVEA) |
| MOVEM ${ }^{\text {+ }}$ | WL | Rn-Rn,d s. $\mathrm{Rn}_{\mathrm{n}}-\mathrm{Rn}$ |  | - | $\begin{array}{\|l\|} \hline- \\ - \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { d } \\ & \hline \text { s } \end{aligned}$ | $s$ | d | $\begin{aligned} & 0 \\ & s \end{aligned}$ | $\begin{aligned} & d \\ & s \end{aligned}$ | d | $d$ | $s$ |  |  | $\begin{aligned} & \text { Registers } \rightarrow \mathrm{d} \\ & s \rightarrow \text { Registers } \end{aligned}$ | Move specified registers to/from memory (.W source is sign-extended to. L for $\mathrm{Rn}_{n}$ ) |
| MOVEP | WL |  |  | $\begin{array}{\|l\|} \hline s \\ d \\ \hline \end{array}$ | - |  |  |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \\ & \hline \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & D_{n} \rightarrow \text { (i.An)._(i+2,An)..(i+4,A } \\ & (i, A n) \rightarrow D_{n . .}(i+2, A n) .(i+4, A, A \end{aligned}$ | Move Dn to/from alternate memory bytes (Access only even or odd addresses) |
| MOVEC ${ }^{\text {+ }}$ | L | \#n, On | 00 | d | - | - | - | - | - | - | - | - | - | - | s | $\# \mathrm{n} \rightarrow \mathrm{Dn}$ | Move sign extended 8-bit \#n to Dn |
| MULS | W | s. Dn | -**00 | 8 | - | s | s | s | s | s | s | s | s | s | s | $\pm 16 \mathrm{bits}{ }^{*} \pm 16 \mathrm{~b}$ it $\mathrm{On} \rightarrow \pm \mathrm{Dn}$ | Multiply signed 16-6it: result: signed 32-bit |
| MULLU | W | s. Dn | -**00 | 8 | - | s | s | s | s | s | s | s | s | s | $s$ | IFbit s * 16bit $\mathrm{On} \rightarrow$ Dn | Multiply unsig'd 16-bit; result: unsig'd 32-bit |
| NBCD | B | d | *U*U* | d | - | d | d | d | d | d | d | d | - | - | - | $0-d_{0}-X \rightarrow d$ | Negate BCD with eXtend, BCD result |
| NEG | BWL | d | ***** | d | - | d | d | d | d | d | d | d | - | - | - | 0-d $\rightarrow$ d | Negate destination (2's complement) |
| NEGX | BWL | d | ***** | d | - | d | d | d | d | d | d | d | - | - | - | $0-\mathrm{d}-\mathrm{X} \rightarrow \mathrm{d}$ | Negate destination with eXtend |
| NOP |  |  | ---- | - | - | - | - | - | - | - | - | - | - | - |  | None | No operation occurs |
| NOT | BWL | d | -**00 | d | - | d | d | d | d | d | d | d | - | - | - | $\mathrm{NOT}(\mathrm{d}) \rightarrow \mathrm{d}$ | Logical NOT destination (l's complement) |
| OR ${ }^{4}$ | BWL | $\begin{aligned} & \text { s.Dn } \\ & \text { sin,d } \end{aligned}$ | -**00 | $\left\|\begin{array}{c} e \\ e \\ e \end{array}\right\|$ |  | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & \text { d } \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | s | s | $s^{4}$ | $\begin{aligned} & s \text { sRDn } \rightarrow \text { Dn } \\ & \text { Dn } \mathrm{R} R \mathrm{~d} \rightarrow \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \text { Logical OR } \\ & \text { (ORI is used when source is \#n) } \end{aligned}$ |
| ORI ${ }^{4}$ | BWL | \#n,d | 00 | d | - | d | d | d | d | d | d | , | - | - | s | \#n ORd $\rightarrow$ d | Logical UR \#n to destination |
| OR1 ${ }^{\text {4 }}$ | B | \#n,CCR | \#\#\#\#\# | - | - | - | - | - | - | - | - | - | - | - | s | \#n OR CCR $\rightarrow$ CLR | Logical CR \#n to CCR |
| ORI ${ }^{4}$ | W | \#n,SR | \#\#\#\#\# | - | - | - | - | - | - | - | - | - | - | - | $s$ | \#n OR SR $\rightarrow$ SR | Logical OR \#n to SR (Privileged) |
| PEA | L | s | ----- | - | - | s | - | - | s | s | s | s | s | s | - | $\mathrm{T}_{s} \rightarrow$-(SP) | Push effective address of s onto stack |
| RESET |  |  | ----- | - | - | - | - | - | - | - | - | - | - | - | - | Assert RESET Line | Issue a hardware RESET (Privileged) |
| $\begin{aligned} & \hline \mathrm{ROL} \\ & \mathrm{ROR} \end{aligned}$ | $\begin{gathered} \hline \text { BWL } \\ W \\ \hline \end{gathered}$ |  | -**0* | $\left\|\begin{array}{l} \mathrm{e} \\ \mathrm{~d} \end{array}\right\|$ |  | d | $d$ | $d$ | d | $d$ | $j$ | d |  |  | s | $\stackrel{\square}{\stackrel{\square}{\square}} \stackrel{\square}{\square}$ | Rotate Dy. Dx bits left/right (without X) Rotate Dy. \#n bits left/right (\#n: 1 to 8) Rotate d 1-bit left/right (.W only) |
| $\begin{array}{\|l\|} \hline R \mathrm{RDXL} \\ \mathrm{RDX} \\ \hline \end{array}$ | $\begin{gathered} \hline \text { BWL } \\ W \\ \hline \end{gathered}$ |  | ***0* | $\left\|\begin{array}{l} e \\ d \end{array}\right\|$ |  | $d$ | $d$ | $d$ | i | $\mathrm{d}$ | j | d |  | - | - |  | Rotate Dy. Dx bits L/R, Xused then updated Rotate Dy. \#n bits leff/right (\#n: 1 to 8 ) Rotate destination I-bit left/right (W only) |
| RTE |  |  | \#\#\#\#\# | - | - | - | - | - | - | - | - | - | - | - | - | $(S P)+\rightarrow$ SR: $(\mathrm{SP})+\rightarrow$ PC | Return from exception (Privileged) |
| RTR |  |  | \#\#\#\#\# | - | - | - | - | - | - | - | - | - | - | - | - | $(\mathrm{SPP})+\rightarrow$ CLR. (SP) $+\rightarrow$ PC | Return from subroutine and restore CCR |
| RTS |  |  | ----- | - | - | - | - | - | - | - | - | - | - | - | - | (SP) $+\rightarrow$ PC | Return from subroutine |
| SBCD | B | $\begin{aligned} & \begin{array}{l} D y, D x \\ -(A y) .-(A x) \end{array} \\ & \hline \end{aligned}$ | *U*U* | 8 |  |  |  | e |  | - |  |  |  |  |  | $\begin{aligned} & D x_{0}-D y_{10}-X \rightarrow D x_{10} \\ & -(A x)_{10^{-}}-(A y)_{10}-X \rightarrow-(A x)_{10} \end{aligned}$ | Subtract BCD source and eXtend bit from destination, BCD result |
| Scc | B | d |  | d | - | d | d | d | d | d | d | d | - | - | - | $\begin{array}{r} \text { If cc is true then I's } \rightarrow \mathrm{d} \\ \text { else } \mathrm{D} \text { 's } \rightarrow \mathrm{d} \end{array}$ | $\begin{aligned} \text { If ce true then d.B } & =11111111 \\ \text { else d.B } & =00000000 \end{aligned}$ |
| STIP |  | \#n | \#\#\#\#\# | - | - | - | - | - | - | - | - | - | - | - | 5 | \#n $\rightarrow$ SR; STIP | Move \#n to SR, stop processor (Privileged) |
| SUB ${ }^{4}$ | BWL | $\begin{aligned} & \text { s.Dn } \\ & \text { inn,d } \end{aligned}$ |  | $\left\|\begin{array}{l} e \\ e \end{array}\right\|$ | $\begin{gathered} s \\ d^{4} \end{gathered}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & s \\ & \text { d } \end{aligned}$ | $\begin{aligned} & \text { s } \\ & \text { d } \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & \text { d } \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | s | s | $s^{4}$ | $\begin{aligned} & D_{n-s} \rightarrow \mathrm{Dn}_{n} \\ & \mathrm{~d}-\mathrm{Dn} \rightarrow \mathrm{~d} \end{aligned}$ | Subtract binary (SUBI or SUBC used when source is \#n. Prevent SUBC with \#n.L) |
| SUBA ${ }^{4}$ | WL | s.An |  | s | e | $s$ | s | s | s | s | s | $s$ | s | s | s | $\mathrm{An}-\mathrm{s} \rightarrow \mathrm{An}$ | Subtract address (.W sign-extended to .L) |
| SUBI ${ }^{4}$ | BWL | \#n,d | ***** | 0 | - | d | d | d | d | d | d | d | - | - | s | $d-\# n \rightarrow d$ | Subtract immediate from destination |
| SUBC ${ }^{4}$ | BWL | \#n,d | ** | d | d | d | d | d | d | d | d | d | - | - | s | $d-\# n \rightarrow d$ | Subtract quick immediate (\#n range: 1 to 8) |
| SUBX | BWL | $\begin{array}{\|l} \hline 0 y, D x \\ -(A y) .-(A x) \end{array}$ |  | - |  |  | - | $8$ | - | - |  | - | - | - |  | $\begin{aligned} & D x-D y-X \rightarrow D x \\ & -(A x)-(A y)-X \rightarrow-(A x) \end{aligned}$ | Subtract source and eXtend bit from destination |
| SWAP | W | Dn | -**00 | d | - | - | - | - | - | - | - | - | - | - | - | bits[31:16] $\leftarrow \rightarrow$ bits[15:0] | Exchange the 16-bit haves of Dn |
| TAS | B | d | -**00 | d | - | d | d | d | d | d | d | d | - | - | - | test d $\rightarrow$ CCR:1 $\rightarrow$ bit7 of d | N and Z set to reflect d, bit7 of d set tol |
| TRAP |  | \#n |  | - | - | - | - | - | - | - | - | - | - | - | $s$ | $\begin{aligned} & \begin{array}{l} \mathrm{PC} \rightarrow \text {-(SSP):SR } \rightarrow \text {-(SSP); } \\ \text { (vector table entry) } \rightarrow \text { PC } \end{array} \end{aligned}$ | Push PC and SR, PC set by vector table \#n (\#n range: O to 15) |
| TRAPV |  |  | ----- | - | - | - | - | - | - | - | - | - | - | - | - | If V then TRAP \#7 | If overflow, execute an Dverflow TRAP |
| TST | BWL | d | **00 | d | - | d | d | d | d | d | $d$ | d | - | - | - | testd $\rightarrow$ CCR | N and I set to reflect destination |
| UNLK |  | An | ----- | - | d | - | - | - | - | - | - | - | - | - | - | An $\rightarrow$ SP: (SP)+ $\rightarrow$ An | Remove local workspace from stack |
|  | BWL | s,d | XNzVC | Dn | An | (an) | (An) + | -(An) | (i, A ) | (iAn,Rn) | abs.W | abs.L | (iPC) | (iPC,Rn) | \#n |  |  |


| Condition Tests (+ - RR, ! NOT, ¢ X XR: " Unsigned, ${ }^{2}$ Alternate cc ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CL | Condition | Test | CC | Condition | Test |
| T | true | 1 | VC | overflow clear | !V |
| F | false | 0 | VS | overflow set | V |
| $\mathrm{Hl}^{4}$ | higher than | $!(C+\square)$ | PL | plus | ! N |
| LS ${ }^{\text {u }}$ | lower or same | C+ 2 | MI | minus | N |
| HS". CC' | higher or same | ! C | GE | greater or equal | $!(N \oplus V)$ |
| $\mathrm{LC}^{1}$. CS ${ }^{2}$ | lower than | C | LT | less than | $(\mathrm{N} \oplus \mathrm{V})$ |
| NE | not equal | !2 | GT | greater than | $![(N \oplus V)+Z]$ |
| EL | equal | Z | LE | less or equal | $(\mathrm{N} \oplus \mathrm{V})+\mathrm{Z}$ |

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An Address register ( $(16 / 32$-bit, $n=0-7$ )
Dn Data register ( $8 / 16 / 32$-bit, $n=0-7$ )
Rn any data or address register
s Source. d Destination
e Either source or destination
\#n Immediate data, i Displacement
BCD Binary Coded Decimal
$\uparrow$ Effective address
Long only. all others are byte only
2 Assembler calculates offset
3 Branch sizes: :B or .S - 128 to +127 bytes, .W or $. \mathrm{L}-32768$ to +32767 bytes
Assembler automatically uses A. I, © or M form if possible. Use \#n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)
USP User Stack Pointer (32-bit)
SP Active Stack Pointer (same as A7)
PC Program Counter (24-bit)
SR Status Register (16-bit)
CCR Condition Code Register (lower 8 -bits of SR)
N negative, $\mathbf{Z}_{\text {zero }}$, Voverflow, C carry, X extend

* set according to operation's result, $\equiv$ set directly
- not affected. © cleared. I set, U undefined

Distributed under the GNU general public use license.

