# UNIVERSITI KUALA LUMPUR <br> Malaysia France Institute 

## FINAL EXAMINATION <br> SEPTEMBER 2013 SESSION

| SUBJECT CODE | $:$ | FSD23102 |
| :--- | :--- | :--- |
| SUBJECT TITLE | $:$ | MICROPROCESSOR |
| LEVEL | $:$ | DIPLOMA |
| TIME I DURATION | $:$ | $(2$ HOURS ) |
| DATE | $:$ |  |

## INSTRUCTIONS TO CANDIDATES

1. Please read the instructions given in the question paper CAREFULLY.
2. This question paper is printed on both sides of the paper.
3. Please write your answers on the answer booklet provided.
4. Answer should be written in blue or black ink except for sketching, graphic and illustration.
5. This question paper consists of TWO (2) sections. Section A and B. Answer all questions in Section A. For Section B, answer two (2) questions only.
6. Answer all questions in English.

## SECTION A (Total: 60 marks)

## INSTRUCTION: Answer ALL questions.

## Please use the answer booklet provided.

## Question 1

(a) Provide the definition of microprocessor.
(2 marks)
(b) State TWO (2) system buses in M68K microprocessor.
(2 marks)
(c) Describe the principles of CPU Execution Cycle for M68K Microprocessor.
(3 marks)
(d) CPU is the "master" component in Microprocessor System. List THREE (3) main components of CPU.
(3 marks)
(e) Define Reprogrammable System and Embedded System and give TWO (2) examples for each application.
(6 marks)
(f) Differentiate between RAM and ROM in terms of data storage and computer application process performed by both memory types.

## Question 2

(a) Fill in the blanks with correct answers.
i. The function of Condition Code Register is $\qquad$ . This register consist of $\qquad$ bits flags which are $\qquad$ -
ii. $\quad 1$ long word = $\qquad$ words = $\qquad$ bytes $=$ $\qquad$ bits.
iii. If the interrupt signal level has the highest priority the status for Interrupt Mask Bits (IMB) is $\qquad$ .
(b) Describe the function of Program Counter and state the size in bits of this register.
(c) Figure 1 shows the Pin Assignment for M68K microprocessor. Based on the figure answer the following questions:


Figure 1: Pin Assignment for M68K microprocessor.
i. List THREE (3) states of RW pin in Asynchronous Bus Control.
(3 marks)
ii. Describe the function of System Control pins.
(3 marks)
(d) Figure 2 shows the example of Interrupt Process. The External Peripheral has important task while M68K is executing its instructions normally. The interrupt signal has been request by External Peripheral Interrupt Control Pin. If the external interrupt higher than current process, briefly explain what are the next steps performed by M68K.


M68K

External Peripheral request interrupt for M68K


External Peripheral

Figure 2: Interrupt Process

## Question 3

Convert and perform the arithmetic operation below and show the conversion procedure algorithmically.
(a) Convert 453 to hexadecimal form.
(b) Convert \$F4A to binary form.
(c) Convert \%10011.111 to decimal form.
(d) Convert signed number \$FC to decimal form.
(e) By using two's complement binary arithmetic, compute the following operation. Note: Your calculations should be in 8-bit format for integer numbers.

70-\$1F
(5 marks)
(f) Based on your answers in Question 3(d), state the status of C-bit and Z-bit in Condition Code Register.
(2 marks)
(g) Describe the function of V-bit in Condition Code Register and state the status based on your answers in Question 3 (d).

## SECTION B (Total: 40 marks)

INSTRUCTION: Answer TWO (2) questions only
Please use the answer booklet provided.

## Question 4

(a) Figure 3 shows the initial values of Address Registers, Data Registers and memory locations in M68K microprocessor.

## Initial Values for Address \& Data Registers <br> Initial Memory

$$
\begin{aligned}
& \text { A1 }=\$ 600601 \\
& \text { A2 }=\$ 600605 \\
& \text { A3 }=\$ 60060 \mathrm{~A} \\
& \\
& \text { D0 }=\$ 22224444 \\
& \text { D1 }=\$ \text { FEDCBA12 } \\
& \text { D2 }=\$ 55556666 \\
& \text { D3 }=\$ 00000007
\end{aligned}
$$

| $\$ 600600$ | $\$ 58$ |
| :--- | :--- |
| $\$ 600601$ | $\$ 63$ |
| $\$ 600602$ | $\$ 24$ |
| $\$ 600603$ | $\$ 12$ |
| $\$ 600604$ | $\$ 00$ |
| $\$ 600605$ | $\$ F F$ |
| $\$ 600606$ | $\$ 02$ |
| $\$ 600607$ | $\$ B B$ |
| $\$ 600608$ | $\$ 00$ |
| $\$ 600609$ | $\$ 00$ |
| $\$ 60060 \mathrm{~A}$ | $\$ 05$ |

Figure 3: Initial values for Address Registers, Data Registers and memory.

Explain the contents of the affected registers or memory locations when each of the following instructions are executed. Each instruction is executed independently. The initial values of the registers and memory are the same before each instruction is executed.
i. ADD.B (A3), D3
(2 marks)
ii. MOVE.B \$06(A1), D0
(2 marks)
iii. MOVE. L D2, $\$ 600600$
(2 marks)
iv. MOVE. B \$600605, D1
(b) Find the destination target and source for instruction code below.

> MOVE.W D1, D0
(c) Write complete assembly language programs to divide unsigned numbers \$4D with $\$ 04$. Your programs also should store $\$ 4 \mathrm{D}$ and $\$ 04$ in two data registers and start with memory location $\$ 1000$.
(5 marks)
(d) Based on the Question 4(c), compute the answers from that division operation and illustrate it in terms of data arrangement. State the status for V-bit flag based on the final answer.
(5 marks)

## Question 5

(a) Table 1 shows four (4) unsigned 8-bits data that need to be stored into allocated memory address. Then, these four (4) data will be added and the result will be stored in DO. Consider the assembly language programs below and continue the programs with your answers by using do-while loop. Your programs should be complete with comments.

Table 1: Data stored in equivalent memory address

| Data Value | Memory Address |
| :---: | :---: |
| $\# \$ 2 A$ | $\$ 3000$ |
| $\# \$ 41$ | $\$ 3001$ |
| $\# \$ 43$ | $\$ 3002$ |
| $\# \$ 30$ | $\$ 3003$ |


| START | ORG | $\$ 400400$ |  |
| :--- | :--- | :--- | :--- |
|  | MOVE.B | $\# \$ 2 A, \$ 3000$ | ; Put $\$ 2 A$ into address $\$ 3000$ |
|  | MOVE.B | $\# \$ 41, \$ 3001$ | ; Put $\$ 41$ into address $\$ 3001$ |
|  | MOVE.B | $\# \$ 43, \$ 3002$ | ; Put $\$ 43$ into address $\$ 3002$ |
|  | MOVE.B | $\# \$ 30, \$ 3003$ | ; Put \$30 into address \$3002 |

(15 marks)
(b) Consider the assembly language instruction below and discuss on the Addressing Mode for this instruction.

MOVE.B \#\$2A,\$3000

## Question 6

(a) A post service company needs a system to calculate the volume of rectangular box for international shipping services. As a software engineer, you need to create an assembly language programs that will calculate the volume of rectangular box for this post service company based on the following information:
i. Memory locations $\$ 400000$ until $\$ 400002$ contain the width, height and length of rectangular, respectively as in Table 2.

Table 2: Data stored in equivalent Memory Address

| Memory Address | Data Value |
| :---: | :---: |
| $\$ 400000$ | $\# \$ 03$ |
| $\$ 400001$ | $\# \$ 02$ |
| $\$ 400002$ | $\# \$ 05$ |

ii. Your programs should consist of Address Register Indirect Addressing Mode.
iii. Use this formula given for calculating the volume of rectangle:

$$
\text { Volume of rectangle }=\text { width } x \text { height } x \text { length }
$$

iv. The result must be stored at memory address $\$ 700002$.

Consider the assembly language programs below and please continue the programs with your answers based on the above informations. Your programs should be complete with comments.

| START | ORG | $\$ 1000 ;$ programs origin start at memory \$1000 |
| :--- | :--- | :--- |
|  | LEA | $\$ 400000, A 0 ;$ Load affected address \$400000 into A0 |
|  | LEA | $\$ 400001, A 1 ;$ Load affected address \$400001 into A1 |
|  | LEA | $\$ 400002, A 2 ;$ Load affected address $\$ 400002$ into A2 |

(b) Based on Question 6 (a) compute the result stored in memory address $\$ 700002$. Prove your answer with calculation.
(c) Briefly explain on the MOVEA instruction code.

## END OF QUESTIONS

APPENDIX 1: M68K Datasheet

| Opcode | Size | Operand | CCR |  | Effect | ctive A | Addres | s s=s | ource, | dest | ation | ither | disp | splacement |  | Operation | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BWL | s.d | xnzvc | Dn | An | (An) | (An)+ | -(An) | (i, A ) | (iAn,Rn) | abs.W | abs.L | (iPC) | (iPC,Rn) | \#n |  |  |
| ABCD | B | $\begin{aligned} & \text { Dy,Dx } \\ & -(A y) .-(A x) \end{aligned}$ | *U*U* | - | - | - | - | e |  | - | - | - | - | - |  | $\begin{aligned} & D_{10}+D_{10}+X \rightarrow X_{x_{10}} \\ & -(A y)_{10}+\left(A x x_{10}+X \rightarrow-(A x)_{10}\right. \end{aligned}$ | Add BCD source and eXtend bit to destination. BCD result |
| $\mathrm{ADD}^{4}$ | BWL | $\begin{array}{\|l} \text { s.Dn } \\ \text { Dn,d } \\ \hline \end{array}$ | ***** | $8$ | $\left.\begin{array}{\|c} s \\ d^{4} \end{array} \right\rvert\,$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\mathrm{d}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ |  | $s$ | $\begin{array}{\|l\|} \hline \mathrm{s}^{4} \\ \hline \end{array}$ | $\begin{aligned} & s+D_{n} \rightarrow D_{n} \\ & D_{n}+d \rightarrow d \end{aligned}$ | Add binary (ADDI or ADDD is used when source is \#n. Prevent ADDD with \#n.L) |
| ADDA $^{4}$ | WL | s.An |  | s | 8 | s | s | s | s | s | s | $s$ | s | s | s | $\mathrm{s}+\mathrm{An} \rightarrow \mathrm{An}$ | Add address (W sign-extended to . L) |
| $\mathrm{ADDI}^{4}$ | BWL | \#n,d |  | d |  | d | d | d | d | d | d | d | - | - | s | $\#{ }^{\text {n }}+\mathrm{d} \rightarrow \mathrm{d}$ | Add immediate to destination |
| ADDE ${ }^{4}$ | BWL | \#n,d | ***** | d | d | d | d | d | d | d | d | d | - | - | $s$ | $\# \mathrm{n}+\mathrm{d} \rightarrow \mathrm{d}$ | Add quick immediate (\#n range: Ito 8) |
| ADDX | BWL | $\begin{aligned} & D y, D x \\ & -(A y) .-(A x) \end{aligned}$ | ***** | - | - |  | - | e |  | - |  | - | - |  |  | $\begin{aligned} & D y+D x+X \rightarrow D x \\ & -(A y)+-(A x)+X \rightarrow-(A x) \end{aligned}$ | Add source and eXtend bit to destination |
| AND ${ }^{4}$ | BWL | $\begin{array}{\|l} \hline \text { s.Dn } \\ \text { Dn,d } \end{array}$ | -**00 | $e_{e}^{e}$ | - | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | s |  | $\begin{array}{\|l\|} \hline s^{4} \\ \hline \end{array}$ | $\begin{aligned} & \text { s AND Dn } \rightarrow \mathrm{Dn}_{n} \\ & \mathrm{Dn}_{\mathrm{n}} \text { AND } \mathrm{d} \rightarrow \mathrm{~d} \end{aligned}$ | Logical AND source to destination (ANDI is used when source is \#n) |
| $\mathrm{ANOL}^{4}$ | BWL | \#n,d | -**00 | d |  | d | d | d | d | d | d | d | - | - | s | \#n ANOd $\rightarrow$ d | Logical AND immediate to destination |
| $\mathrm{ANOL}^{4}$ | B | \#n,CCR | \#\#\#\#\# | - |  |  | - | - | - | - | - | - | - | - | s | \#n ANO CCR $\rightarrow$ CCR | Logical AND immediate to CCR |
| $\mathrm{ANDO}^{4}$ | W | \#n,SR | \#\#\#\# | - | - | - | - | - | - | - | - | - | - | - | s | \#n AND SR $\rightarrow$ SR | Logical AND immediate to SR (Privileged) |
| $\begin{array}{\|l\|l\|} \hline \text { ASL } \\ \text { ASR } \end{array}$ | $\begin{array}{\|c\|} \hline \text { BWL } \\ W \end{array}$ |  |  | $\begin{aligned} & e \\ & d \end{aligned}$ | - | d | $d$ | $d$ | $\mathrm{d}$ | $d$ | $d$ | $d$ |  |  | - | $\xrightarrow{4}$ | Arithmetic shift Dy by Dx bits left/right Arithmetic shift Dy \#n bits L/R (\#n: I to 8) Arithmetic shift ds I bit left/right (W only) |
| Bcc | BW ${ }^{3}$ | address $^{2}$ |  | - | - | - | - | - | - | - | - | - | - | - | - | if cc true then address $\rightarrow$ PC | Branch conditionally (ce table on back) (8 or 15-bit $\pm$ offset to address) |
| BCHG | B L | $\begin{aligned} & \text { Dn,d } \\ & \text { \#n,d } \end{aligned}$ | --* | $\begin{array}{\|l\|} \hline \mathrm{e}^{\mathrm{f}} \\ \mathrm{~d}^{\prime} \end{array}$ |  | $\begin{aligned} & \mathrm{d} \\ & d \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & d \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | $s$ | NOT(bit number of d) $\rightarrow$ z <br> NOT(bit $n$ of d) $\rightarrow$ bit $n$ of $d$ | Set $Z$ with state of specified bit in d then invert the bit ind |
| BCLR | B L | $\begin{aligned} & \text { On,d } \\ & \text { \#n,d } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \mathrm{e}^{\mathrm{I}} \\ \mathrm{~d}^{\prime} \end{array}$ | - | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & 0 \\ & d \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & d \end{aligned}$ |  |  | $s$ | $\begin{aligned} & \text { NOT(bit number of } \mathrm{d}) \rightarrow z \\ & 0 \rightarrow \text { bit number of } \mathrm{d} \end{aligned}$ | Set $Z$ with state of specified bit in d then clear the bit ind |
| BRA | BW ${ }^{3}$ | address $^{2}$ |  | - | - | - | - | - | - | - | - | - | - | - | - | address $\rightarrow$ PC | Branch always (8 or 16-bit $\pm$ offset to addr) |
| BSET | B L | $\begin{aligned} & \text { On,d } \\ & \# n, d \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline e^{1} \\ \mathrm{~d}^{\prime} \end{array}$ |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | d | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | $s$ | $\begin{aligned} & \text { NOT( bit n of }) \rightarrow z \\ & \\ & l \rightarrow \text { bitn of } d \end{aligned}$ | Set $Z$ with state of specified bit in $d$ then set the bit ind |
| BSR | BW ${ }^{3}$ | address $^{2}$ |  | - | - | - | - | - | - | - | - | - | - | - |  | $\mathrm{PC} \rightarrow$-(SP): address $\rightarrow$ P | Branch to subroutine (8 or 15-bit $\pm$ offset) |
| BTST | B L | $\begin{aligned} & \text { On,d } \\ & \text { \#n,d } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \mathrm{e}^{\mathrm{I}} \\ \hline \end{array}$ | $-$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $s$ | $\begin{aligned} & \text { NOT( bit Dn of } d) \rightarrow z \\ & \text { NOT(bit \#n of } d) \rightarrow z \end{aligned}$ | Set $Z$ with state of specified bit in $d$ Leave the bit in d unchanged |
| CHK | W | s.Dn | -*uuv | e |  | s | s | s | s | s | s | $s$ | s | s | $s$ | if $\mathrm{Dn}<\mathrm{D}$ or $\mathrm{D}_{\mathrm{n}} \times \mathrm{s}$ then TRAP | Compare Dn with 0 and upper bound [s] |
| CLR | BWL | d | -0100 | d | - | d | d | d | d | d | d | d | - | - |  | $0 \rightarrow$ d | Clear destination to zero |
| CMP ${ }^{4}$ | BWL | s. Dm | -**** | 8 | $\mathrm{s}^{4}$ | s | s | s | s | $s$ | s | s | s | s | ${ }^{4}$ | set CCR with Dn -s | Compare Din to source |
| CMPA ${ }^{+}$ | WL | s.An | -**** | s | 8 | s | s | s | s | s | s | s | s | s | s | set CCR with An -s | Compare An to source |
| CMPI ${ }^{4}$ | BWL | \#n,d | -**** | d |  | d | d | d | d | d | d | d | - | - | s | set CCR with d - \#n | Compare destination to \#n |
| CMPM $^{4}$ | BWL | (Ay)+(Ax)+ | -**** | - |  |  | 8 | - | - | - | - | - | - | - |  | set CCR with (Ax) - (Ay) | Compare (Ax) to (Ay): Increment Ax and Ay |
| DBcc | W | Dn,addres ${ }^{2}$ |  | - | - | - | - | - | - | - | - | - | - | - | - | $\begin{aligned} & \text { if ce false then }\left\{\mathrm{Dn}_{\mathrm{n}}-1 \rightarrow \mathrm{Dn}_{n}\right. \\ & \text { if } \left.\mathrm{Dn}_{\mathrm{n}} \circ-1 \text { then addr } \rightarrow \mathrm{PC}\right\} \end{aligned}$ | Test condition, decrement and branch (16-hit $\pm$ offset to address) |
| DIVS | W | s. Dn | -***0 | 8 | - | s | s | s | s | s | s | s | s | s | s | $\pm 32 \mathrm{bit} \mathrm{Dn} / \pm 16 \mathrm{bits} s \rightarrow \pm \mathrm{Dn}$ | $\mathrm{D}_{\mathrm{n}}=$ [16-bit remainder, 16-bit quotient ] |
| DIVU | W | s. Dn | *0 | 8 | - | $s$ | s | s | s | s | s | s | s | s | 5 | 32 bit Dn/16bits $\rightarrow$ Dn | $\mathrm{D}_{\mathrm{n}}=$ [ 16 -bit remainder, 16-bit quotient ] |
| EQR ${ }^{4}$ | BWL | Dn,d | -**00 | 8 | - | d | d | d | d | d | d | d | - | - | $\mathrm{s}^{4}$ | Dn XOR d $\rightarrow$ d | Logical exclusive OR Dn to destination |
| EQRI ${ }^{4}$ | BWL | \#n,d | *00 | d |  | d | d | d | d | d | d | d | - | - | $s$ | \#n X R R d $\rightarrow$ d | Logical exclusive OR \#n to destination |
| ERRI ${ }^{4}$ | B | \#n,CCR | \#\#\#\#\# | - |  | - | - | - | - | - | - | - | - | - | s | \#n X $\quad$ R CCR $\rightarrow$ CCR | Logical exclusive DR \#n to CCR |
| EQR1 ${ }^{4}$ | W | \#n,SR | \#\#\#\#\# | - | - | - | - | - | - | - | - | - | - | - | s | $\# \cap \mathrm{XDR} \mathrm{SR} \rightarrow$ SR | Logical exclusive OR \#n to SR (Privileged) |
| EXG |  | Rx_Ry |  | 8 | 8 | - | - | - | - | - | - | - | - | - |  | register $\leftrightarrow \rightarrow$ register | Exchange registers (32-bit only) |
| EXT | WL | Dn | **00 | d | - | - | - | - | - | - | - | - | - | - |  | Dn.B $\rightarrow$ Dn.W\|On.W $\rightarrow$ Dn.L | Sign extend (change . B to.W or.W to. .L) |
| ILLEGAL |  |  | ---- | - | - | - | - | - | - | - | - | - | - | - |  | PC $\rightarrow$-(SSP): SR $\rightarrow$-(SSP) | Generate Illegal Instruction exception |
| JMP |  | d |  | - |  | d | - | - | d | d | d | d | d | d |  | Td $\rightarrow$ PC | Jump to effective address of destination |
| JSR |  | d | ----- | - | - | d | - | - | d | d | d | d | d | d |  | PC $\rightarrow$-(SP): $\uparrow$ d $\rightarrow$ PC | push PC. jump to subroutine at address d |
| LEA | L | s.An | ---- | - | 8 | s | - | - | s | s | s | s | s | s |  | $\uparrow_{s} \rightarrow A_{n}$ | Load effective address of s to An |
| LINK |  | An,\#n |  | - | - | $\checkmark$ | - | - | - | - | - | $\cdot$ | - | - | - | $\begin{aligned} & \begin{array}{l} A n \rightarrow-(S P) ; S P \rightarrow A n ; \\ S P+\# n \rightarrow S P \end{array} \end{aligned}$ | Create local workspace on stack (negative $n$ to allocate space) |
| $\begin{array}{\|l\|} \hline \text { LSL } \\ \text { LSR } \end{array}$ | $\begin{array}{\|c\|} \hline \text { BWL } \\ W \end{array}$ |  | ***0* | d |  | $\begin{aligned} & - \\ & - \\ & d \end{aligned}$ | d |  | $d$ | $d$ | d | d |  |  | - | $\begin{aligned} & x \rightarrow 0 \\ & 0 \rightarrow 0 \\ & 0 \\ & 0 \end{aligned}$ | Logical shift Dy. Dx bits left/right Logical shift Dy. \#n bits L/R (\#n: I to 8) Logical shift d I bit left/right (W only) |
| MOVE ${ }^{4}$ | BWL | s.d | -**00 | 8 | $\mathrm{s}^{4}$ | e | e | e | e | e | e | e | s | s | $\mathrm{s}^{4}$ | $s \rightarrow d$ | Move data from source to destination |
| MOVE | W | s.CCR | \#\#\#\#\# | s | - | s | s | s | s | s | s | s | s | s | s | $s \rightarrow$ CCR | Move source to Condition Code Register |
| MOVE | W | s.SR | \#\#\#\#\# | s | - | s | s | s | s | s | s | s | s | s | s | $s \rightarrow$ SR | Move source to Status Register (Privileged) |
| MOVE | W | SR,d | ----- | d |  | d | d | d | d | d | d | d | - | - |  | SR $\rightarrow$ d | Move Status Register to destination |
| MOVE | L | $\begin{aligned} & \text { USP,An } \\ & \text { An,USP } \end{aligned}$ |  | $-1$ | $\begin{aligned} & d \\ & s \end{aligned}$ |  | - |  |  | - |  |  | - |  |  | $\begin{aligned} & U S P \rightarrow A n \\ & A n \rightarrow \text { USP } \end{aligned}$ | Move User Stack Pointer to An (Privileged) Move An to User Stack Pointer (Privileged) |
|  | BWL | s.d | xnzvC | Dn | An | (An) | (An) + | -(an) | (i, A ) | (iAn,Rn) | abs.W | abs.L | (iPC) | (iPC,Rn) | \#n |  |  |

## APPENDIX 1: M68K Datasheet (continue)

| Opcode | Size | Operand | CCR | Effective Address s=source, d=destination, e=either, id isplacement |  |  |  |  |  |  |  |  |  |  |  | Operation | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BWL | s.d | XNzvC | On | An | (In) | (In)+ | -(An) | (i, An) | (iAn,Rn) | abs.W | abs.L | (ipC) | (iPC,Rn) | \#n |  |  |
| MOVEA ${ }^{4}$ | WL | s.An |  | s | \& | s | s | s | s | s | s | s | s | s | s | $s \rightarrow$ An | Move source to An (MDVE s,An use MOVEA) |
| MOVEM ${ }^{+}$ | WL | Rn-Rn,d s. $R_{n}-R_{n}$ |  |  |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | $s$ | $d$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \\ & \hline \end{aligned}$ | d | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \\ & \hline \end{aligned}$ | $\mathrm{s}$ | $s$ |  | $\begin{aligned} & \text { Registers } \rightarrow \mathrm{d} \\ & s \rightarrow \text { Registers } \end{aligned}$ | Move specified registers to/from memory (.W source is sign-extended to. L for $\mathrm{Rn}_{n}$ ) |
| MOVEP | WL |  |  | $\begin{aligned} & s \\ & d \end{aligned}$ | $1$ |  |  |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & D_{n \rightarrow} \rightarrow(i, A n) .(i+2,2 n) \ldots(i+4, A \\ & (i, A n) \rightarrow D_{n .}(i+2, A n) \ldots(i+4, A \end{aligned}$ | Move Dn to/from alternate memory bytes (Access only even or odd addresses) |
| MOVED ${ }^{\text {+ }}$ | L | \#n, Dn | -**00 | d |  | - | - | - | - | - | - | - | - | - | 5 | $\# n \rightarrow$ Dn | Move sign extended 8 -bit \#n to Dn |
| MULS | W | s. $\mathrm{Dn}^{\text {n }}$ | -**00 | 8 |  | s | s | s | s | s | s | s | s | s | $s$ |  | Multiply signed 16-bit; result: signed 32-bit |
| MULU | W | s. Dn | -**00 | \& | - | s | s | s | s | s | s | s | s | s | s |  | Multiply unsig'd 16-bit; result: unsig'd 32-bit |
| NBCD | B | d | *U*U* | d |  | d | d | d | $d$ | d | d | d | - | - |  | $0-d_{0}-X \rightarrow d$ | Negate BCD with extend, BCD result |
| NEG | BWL | d | ***** | d | - | d | d | d | d | d | d | d | - | - |  | $0-\mathrm{d} \rightarrow \mathrm{d}$ | Negate destination (2's complement) |
| NEGX | BWL | d | ** | d | - | d | d | d | d | d | d | d | - | - | - | $0-\mathrm{d}-\mathrm{X} \rightarrow \mathrm{d}$ | Negate destination with eXtend |
| NOP |  |  | ----- |  |  | - | - | - | - | - | - | - | - | - |  | None | Nooperation occurs |
| NOT | BWL | d | -**00 | d | - | d | d | d | d | d | $d$ | d | - | - | - | $\mathrm{NOT}(\mathrm{d}) \rightarrow \mathrm{d}$ | Logical NOT destination (l's complement) |
| $0 \mathrm{R}^{4}$ | BWL | $\begin{array}{\|l} \text { s.Dn } \\ \text { Dn,d } \end{array}$ | *00 | e | - | $\begin{aligned} & s \\ & d \\ & \hline \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & d \\ & \hline \end{aligned}$ | $s$ | s. | $s^{4}$ | $\begin{aligned} & s \text { DRDn } \rightarrow \text { Dn } \\ & D_{n} \text { QR } d \rightarrow d \end{aligned}$ | Logical IR <br> (DRI is used when source is \#n) |
| ORI ${ }^{4}$ | BWL | \#n.d | -**00 | d |  | d | d | d | d | d | d | d | - | - | $s$ | \#n OR d $\rightarrow$ d | Logical CR \#n to destination |
| OR1 ${ }^{4}$ | B | \#n,CCR | \#\#\#\#\# |  |  | - | - | - | - | - | - | - | - | - | $s$ | \#n OR CCR $\rightarrow$ CLR | Logical CR \#n to CCR |
| ORI ${ }^{\text {+ }}$ | W | \#n,SR | \#\#\#\#\# |  | - | - | - | - | - | - | - | - | - | - | $s$ | \#n OR SR $\rightarrow$ SR | Logical IR \#n to SR (Privileged) |
| PEA |  | s |  |  | - | s | - | - | s | s | s | s | s | s | - | $\uparrow_{s} \rightarrow$-(SP) | Push effective address of s onto stack |
| RESET |  |  | ----- |  |  | - | - | - | - | - | - | - | - | - | - | Assert RESET Line | Issue a hardware RESET (Privileged) |
| $\begin{array}{\|l} \hline \text { ROL } \\ \text { ROR } \end{array}$ | $\begin{array}{\|c} \hline \text { BWL } \\ W \\ \hline \end{array}$ |  | 0* | d |  | i | d | $\mathrm{d}$ | $\mathrm{d}$ | $d$ |  | j |  | - | - | $\stackrel{\square}{\stackrel{\square}{\square} \stackrel{\square}{\square}}$ | Rotate Dy. Dx bits left/right (without X) Rotate Dy. \#n bits left/right (\#n: I to 8) Rotate d 1-bit left/right (.W only) |
| $\begin{array}{\|l\|} \hline \mathrm{RDXL} \\ \mathrm{RDXXR} \end{array}$ | $\begin{array}{\|l} \hline \text { BWL } \\ W \\ \hline \end{array}$ |  | ***0* | $d$ |  | j | $d$ | $d$ | $d$ | $d$ |  | j |  |  | - | $\underset{\rightarrow}{c} \stackrel{x}{x}$ | Rotate Dy. Dx bits L/R, Xused then updated Rotate Dy. \#n bits leff/right (\#n: I to 8) Rotate destination I-bit leff/right (W only) |
| RTE |  |  | \#\#\#\#\# |  |  | - | - | - | - | - | - | - | - | - |  | (SP) $+\rightarrow$ SR; (SP) $+\rightarrow$ PC | Return from exception (Privileged) |
| RTR |  |  | \#\#\#\#\# |  | - | - | - | - | - | - | - | - | - | - | - | $(\mathrm{SP})+\rightarrow$ CLR. (SP) $+\rightarrow$ P | Return from subroutine and restore CLR |
| RTS |  |  | ---- |  | - | - | - | - | - | - | - | - | - | - | - | (SP) $+\rightarrow$ P | Return from subroutine |
| SBCD | B | $\begin{aligned} & \text { Dy.Dx } \\ & -(A y) .-(A x) \end{aligned}$ | *U*U* | e |  |  |  | e |  |  |  |  |  | - |  | $\begin{aligned} & D x_{0}-D y_{10}-x \rightarrow D x_{10} \\ & -(A x)_{10^{-}}-(A y)_{10}-x \rightarrow-(A x)_{10} \end{aligned}$ | Subtract BCD source and eXtend bit from destination. BCD result |
| Sce | B | d |  | d | - | d | d | d | d | d | d | d | - | - | - | $\begin{array}{r} \text { If cc is true then I's } \rightarrow d \\ \text { else } 0 \text { 's } \rightarrow d \end{array}$ | $\begin{aligned} \text { If co true then } d B & =11111111 \\ \text { elsed } B & =00000000 \end{aligned}$ |
| STIP |  | \#n | \#\#\#\#\# |  | - | - | - | - | - | - | - | - | - | - | s | \#n $\rightarrow$ SR; STLP | Move \#n to SR, stop processor (Privileged) |
| SUB ${ }^{4}$ | BWL | $\begin{aligned} & \text { s.Dn } \\ & \text { Dn,d } \end{aligned}$ | ***** | \& | $\begin{array}{\|c\|} \hline \\ d^{4} \\ \hline \end{array}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & s \\ & \text { d } \\ & \hline \end{aligned}$ | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | s | s | $\begin{array}{\|l\|} \hline s^{4} \\ \hline \end{array}$ | $\begin{aligned} & D_{n}-s \rightarrow D_{n} \\ & d-D n \rightarrow d \\ & \hline \end{aligned}$ | Subtract binary (SUBI or SUBC used when source is \#n. Prevent SUBQ with \#n.L) |
| SUBA ${ }^{4}$ | WL | s.An |  | s | 8 | s | s | s | s | s | s | s | s | s | s | An-s $\rightarrow$ An | Subtract address (.W sign-extended to .L) |
| SUBI ${ }^{4}$ | BWL | \#n.d |  | d | - | d | d | d | d | d | d | d | - | - | s | $d-\# n \rightarrow d$ | Subtract immediate from destination |
| SUBCa $^{+}$ | BWL | \#n,d | ***** | d | d | d | d | d | d | d | d | d | - | - | s | $d-\# n \rightarrow d$ | Subtract quick immediate (\#n range: I to 8 ) |
| SUBX | BWL | $\begin{array}{\|l} \hline 0 y, D x \\ -(A y) .-(A x) \end{array}$ |  | - |  |  |  | $8$ | - | - | - | - | - | - |  | $\begin{aligned} & D x-D y-X \rightarrow D x \\ & -(A x)-(A y)-X \rightarrow-(A x) \end{aligned}$ | Subtract source and eXtend bit from destination |
| SWAP | W | Dn | -**00 | d | - | - | - | - | - | - | - | - | - | - |  | bits[3:16] $<\rightarrow$ bits[[15:0] | Exchange the 16-bit halves of Dn |
| TAS | B | d | -**00 | d | - | d | d | d | d | d | d | d | - | - | - | test d $\rightarrow$ CCR: I $\rightarrow$ bit7 of d | N and lset to reflect d, bit7 of d seet tol |
| TRAP |  | \#n |  | - | - | - | - | - | - | - | - | - | - | - | $s$ | $\begin{aligned} & \text { PC } \rightarrow \text {-(SSP):SR } \rightarrow \text { (SSP); } \\ & \text { (vector table entry) } \rightarrow \text { PC } \end{aligned}$ | Push PC and SR, PC set by vector table \#n (\#n range: 0 to 15 ) |
| TRAPV |  |  | ----- | - | - | - | - | - | - | - | - | - | - | - | - | If V then TRAP \#7 | If overflow, execute an Dverflow TRAP |
| TST | BWL | d | *00 | d | - | d | d | d | d | d | d | d | - | - | - | testd $\rightarrow$ CCR | N and l set to reflect destination |
| UNLK |  | An | ------ | - | d | - | - | - | - | $\cdot$ | - | - | $\cdot$ | $\cdot$ | - | An $\rightarrow$ SP; (SP)+ $\rightarrow$ An | Remove local workspace from stack |
|  | BWL | s.d | xnzvC | Dn | An | (An) | $(4 n)+$ | -(An) | (i, A ) | (iAn,Rn) | abs.W | abs.L | (iPC) | (iPC,Rn) | \#n |  |  |


| Condition Tests (+ DR, ! NOT. $\oplus$ XDR: ${ }^{\text {a }}$ Unsigned, ${ }^{\text {a }}$ Alternate cc ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cc | Condition | Test | cc | Condition | Test |
| T | true | 1 | VC | overflow clear | !V |
| F | false | 0 | VS | overflow set | V |
| $\mathrm{HH}^{\text {a }}$ | higher than | ! $C+$ L | PL | plus | ! |
| LS ${ }^{4}$ | lower or same | C+L | MI | minus | N |
| HS ${ }^{\text {\% }}$. $\mathrm{C}^{2}$ | higher or same | ! ${ }^{\text {c }}$ | GE | greater or equal | $!(N \oplus V)$ |
| L0'. CS ${ }^{\text {a }}$ | lower than | C | LT | less than | $(\mathrm{N} \oplus \mathrm{V})$ |
| NE | not equal | !2 | GT | greater than | $![(N \oplus V)+L]$ |
| E1 | equal | 2 | LE | less or equal | $(\mathrm{N} \oplus \mathrm{V})+\mathrm{l}$ |

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An Address register ( $16 / 32$-bit, $n=0-7$ )
Dn Data register ( $8 / 16 / 32$-bit, $n=0-7$ )
Rn any data or address register
s Source. d Destination
e Either source or destination
\#n Immediate data, i Displacement
BCD Binary Coded Decimal
$\uparrow$ Effective address
Long only, all others are byte only
${ }^{2}$ Assembler calculates offset
3 Branch sizes: B or .S -128 to +127 bytes, W or . L -32768 to +32767 bytes Assembler automatically uses A. I, Qor M form if possible. Use \#n.L to prevent Quick optimization

Distributed under the GNU general public use license.

