# UNIVERSITI KUALA LUMPUR <br> Malaysia France Institute 

## FINAL EXAMINATION <br> SEPTEMBER 2013 SESSION

| SUBJECT CODE | $:$ FLD 20403 |
| :--- | :--- |
| SUBJECT TITLE | $:$ DIGITAL SYSTEM |
| LEVEL | $:$ DIPLOMA |
| TIME I DURATION | $:$ |
| DATE | $:$ |

INSTRUCTIONS TO CANDIDATES

1. Please read the instructions given in the question paper CAREFULLY.
2. This question paper is printed on both sides of the paper.
3. Please write your answers on the answer booklet provided.
4. Answers should be written in blue or black ink except for sketching, graphic and illustration.
5. This question paper consists of TWO (2) sections. Section A and B. Answer all questions in Section A. For Section B, answer two (2) questions only.
6. Please answer the questions (2b), (3a), (3e) and (6b) in appendix B, and attach together with your answer booklet
7. Answer all questions in English.

THERE ARE 7 PAGES OF QUESTIONS, EXCLUDING THIS PAGE AND APPENDIX.

## SECTION A (Total: 60 marks)

INSTRUCTION: Answer ALL questions.
Please use the answer booklet provided.

## Question 1

(a) Convert the following binary numbers to decimal number:
(i) $1101 \quad 1101_{2}$
(2 marks) (2 marks)
(iii) $\mathbf{1 1 1 1 1 1 . 1 1 1 ~}_{2}$
(b) Convert the following numbers:
(i) $111110011010.0011010_{2}$ to Hexadecimal number (2 marks)
(ii) $47 \mathrm{E} .5 \mathrm{~A}_{16}$ to Binary number (2 marks)
(iii) $5674.342_{8}$ to Decimal number
(c) Decode the following ASCII message.
WpN/58\&@
(d) Solve the following problems in 2's complement form using 8 bits.

$$
25_{10-}-19_{10}
$$

## Question 2



Figure 1

By referring to digital circuit in Figure 1, perform analysis as follows:
(a) Determine the expression of $F$.
(b) Draw the output waveform based on Figure 2. (Please answer this question in the appendix B and attach together with your answer booklet).


Figure 2

## Question 3

(a) Give one example each for combinational logic circuit and sequential logic circuit. State the difference between combinational logic circuit and sequential logic circuit.
(b) Show the logic circuit and truth table for the S-R latch. The truth table should consist of the input ( $S$ and $R$ ), output ( $Q$ and $Q^{\prime}$ ) and state of the Latch.
(c) If the $\mathbf{S}$ and $\mathbf{R}$ waveforms in Figure 3(a) are applied to the $\mathbf{S}-\mathbf{R}$ latch, determine the waveform that will be observed on the output, Q, Figure 3(b). Assume that $\mathbf{Q}$ is initially LOW. (Please answer this question in the appendix $\mathbf{B}$ and attach together with your answer booklet).


Figure 3
(4 marks)
(d) Show the logic circuit and truth table for the J-K flip-flop. The truth table should consist of the input ( J and K ), output $(\mathrm{Q})^{(\mathrm{t}+1)}$ ) and state of the flip-flop.
(4 marks)
(e) If the clock (CLK), $\mathbf{J}$ and $\mathbf{K}$ waveforms in Figure 4(a) are applied to the J-K flip-flop, determine the waveform that will be observed on the output, Q, Figure 4(b). Assume that $\mathbf{Q}$ is initially LOW. (Please answer this question in the appendix $\mathbf{B}$ and attach together with your answer booklet).

(b) Q

Figure 4

## SECTION B (Total: 40 marks)

INSTRUCTION: Answer TWO (2) questions only
Please use the answer booklet provided.

## Question 4

For the Schematic drawing in Figure 5 below,
(a) Write Boolean expression.
(b) Summarize the Boolean expression of SOP form using Karnaugh map. (10 marks)
(c) Draw the simplified gates circuit.
(d) Replace all the gates in the simplified SOP form circuit with NAND gates. (2 marks)


Figure 5

## Question 5

(a) Design a $3 \times 8$ decoder used for Binary to Octal conversion by showing the following steps.
(i) Truth Table (4 marks)
(ii) Logic circuit
(iii) Output expressions
(b) Implement the following Boolean functions with two $2 \times 4$ decoders and a $1 \times 2$ decoder.
$F 1(A, B, C)=\sum m(2,3,6,7)$
(c) Design a 4 to 1 Multiplexer. The design should include the following;
(i) Block diagram
(2 marks)
(ii) Truth table
(iii) Logic circuit

## Question 6

(a) List the difference between synchronous and asynchronous counters.
(2 marks)
(b) Refer to block diagram in Figure 6:
(i) Identify the modulus and the counter type.
(4 marks)
(ii) Draw the complete timing diagram for sixteen clock pulses for the counter in part (i), showing the output waveform for $\mathbf{Q}_{\mathbf{0}}, \mathbf{Q}_{\mathbf{1}}$ and $\mathbf{Q}_{\mathbf{2}}$.
(14 marks)


Figure 6

END OF QUESTION PAPER

## APPENDIX A

## BOOLEAN THEOREMS

1. $X \bullet 0=0$
2. $X+\bar{X}=1$
3. $X+X Y=X$
4. $X \bullet 1=X$
5. $X+Y=Y+X$
6. $X+\bar{X} Y=X+Y$
7. $X \bullet X=X$
8. $X \bullet Y=Y \bullet X$
9. $\overline{X+Y}=\bar{X} \bar{Y}$
10. $X \bullet \bar{X}=0$
11. $X+(Y+Z)=(X+Y)+Z=X+Y+Z$
12. $\overline{X Y}=\bar{X}+\bar{Y}$
13. $X+0=X$
14. $X(Y Z)=(X Y) Z=X Y Z$
15. $X+1=1$
13a. $X(Y+Z)=X Y+X Z$
16. $X+X=X$
13b. $(W+X)(Y+Z)=W Y+X Y+W Z+X Z$

ASCII table:

|  | MSBs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSBs | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| 0000 | NUL | DLE | SP | 0 | @ | P |  | p |
| 0001 | SOH | $\mathrm{DC}_{1}$ | ! | 1 | A | Q | a | q |
| 0010 | STX | $\mathrm{DC}_{2}$ | " | 2 | B | R | b | r |
| 0011 | ETX | $\mathrm{DC}_{3}$ | \# | 3 | C | S | c | s |
| 0100 | EOT | $\mathrm{DC}_{4}$ | \$ | 4 | D | T | d | t |
| 0101 | ENQ | NAK | \% | 5 | E | U | e | u |
| 0110 | ACK | SYN | \& | 6 | F | V | f | v |
| 0111 | BEL | ETB |  | 7 | G | W | g | w |
| 1000 | BS | CAN | ( | 8 | H | X | h | X |
| 1001 | HT | EM | ) | 9 | 1 | Y | i | y |
| 1010 | LF | SUB | * | : | $J$ | Z | j | z |
| 1011 | VT | ESC | + | ; | K | [ | k | \{ |
| 1100 | FF | FS |  | $<$ | L | 1 | 1 | \| |
| 1101 | CR | GS | - | = | M | ] | m | \} |
| 1110 | $\bigcirc$ | RS |  | > | N | $\wedge$ | n | ~ |
| 1111 | SI | US | ; | ? | 0 |  | - | DEL |

## APPENDIX B

Name: $\qquad$
ID NO: $\qquad$
CODEISUBJECT: $\qquad$
LECTURER: $\qquad$

Question (2b)


Figure 2

Question (3c)


Figure 3

Question (3e)


Figure 4

Question (6b)


Figure 6

## Answers

## Question (3c)



Figure 3

Question (3e)


Figure 4

## Part B

(Q5)
(a)(i)

- Design a $3 \times 8$ decoder.

| $\mathbf{x}$ | $\mathbf{y}$ | $\mathbf{z}$ | $\mathbf{F}_{\mathbf{0}}$ | $\mathbf{F}_{\mathbf{1}}$ | $\mathbf{F}_{\mathbf{2}}$ | $\mathbf{F}_{3}$ | $\mathbf{F}_{\mathbf{4}}$ | $\mathbf{F}_{\mathbf{5}}$ | $\mathbf{F}_{6}$ | $\mathbf{F}_{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

(4 marks)
(ii and iii)

(5b) Implement the following Boolean functions with a $1 \times 2$ decoders and two $2 \times 4$ decoder.
$\mathrm{F} 1(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\sum \mathrm{m}(2,3,6,7)$
a

(Q6) Design a 4 to 1 Multiplexer

- Truth table for a 4-to-1 multiplexer:

| $\mathrm{I}_{\mathbf{0}}$ | $\mathrm{I}_{\mathbf{1}}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | $\mathrm{~S}_{\mathbf{1}}$ | $\mathrm{S}_{\mathbf{0}}$ | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{d}_{0}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{2}$ | $\mathrm{~d}_{3}$ | 0 | 0 | $\mathrm{~d}_{0}$ |
| $\mathrm{~d}_{0}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{2}$ | $\mathrm{~d}_{3}$ | 0 | 1 | $\mathrm{~d}_{1}$ |
| $\mathrm{~d}_{0}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{2}$ | $\mathrm{~d}_{3}$ | 1 | 0 | $\mathrm{~d}_{2}$ |
| $\mathrm{~d}_{0}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{2}$ | $\mathrm{~d}_{3}$ | 1 | 1 | $\mathrm{~d}_{3}$ |


| $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{I}_{0}$ |
| 0 | 1 | $\mathrm{I}_{1}$ |
| 1 | 0 | $\mathrm{I}_{2}$ |
| 1 | 1 | $\mathrm{I}_{3}$ |




Q6(b)
(i) The synchronous counter: all flip-flops in the counter is clocked at the same time by a common clock pulse; but
The asynchronous counter: the flip-flop within the counter do not change at the same time because they do not have a common clock pulse.
(2 marks)
(ii) Modulus 8
(2 marks)
Asynchronous counter
(2 marks)
(ii)

(14 marks)

