



**UNIVERSITI KUALA LUMPUR**  
**Malaysia France Institute**

---

**FINAL EXAMINATION**  
**JANUARY 2011 SESSION**

---

**SUBJECT CODE** : FSD 23102  
**SUBJECT TITLE** : MICROPROCESSOR  
**LEVEL** : DIPLOMA  
**TIME / DURATION** : 12.30pm – 2.30pm  
( 2 HOURS )  
**DATE** : 04 MAY 2011

---

**INSTRUCTIONS TO CANDIDATES**

---

1. Please read the instructions given in the question paper CAREFULLY.
2. This question paper is printed on both sides of the paper.
3. Please write your answers on the answer booklet provided.
4. Answer should be written in blue or black ink except for sketching, graphic and illustration.
5. This question paper consists of TWO (2) sections. Section A and B. Answer all questions in Section A. For Section B, answer two (2) questions only.
6. Answer all questions in English.
7. All types of calculators are STRICTLY PROHIBITED during the examination.

---

THERE ARE 6 PAGES OF QUESTIONS AND 4 PAGES OF APPENDICES, EXCLUDING THIS PAGE.

---

**SECTION A (Total: 60 marks)**

**INSTRUCTION: Answer ALL questions.**

**Please use the answer booklet provided.**

**Question 1**

(a) Name two (2) microprocessor based applications system and give two (2) examples for each of them.

(4 marks)

(b) List three (3) types of microprocessor programming language.

(3 marks)

(c) Write the meaning of program in microprocessor system.

(2 marks)

(d) Assume a data, \$17 is stored in memory location \$0446. Find the final data value that contained in memory address \$5000.

LDAA	\$0446
LDAB	#\$15
SBA	
STAA	\$5000
END	

(2 marks)

(e) \_\_\_\_\_ is used to illustrate in *diagrammatical form* of the steps in the program.

(1 mark)

(f) State the sequence of source statements in assembly language format.

(3 marks)

(g) List three (3) microprocessor pins that classified as three-state.

(3 marks)

(h) In BPL instruction, it will causes branch if \_\_\_\_\_ and proceed to next instruction in program if \_\_\_\_\_.

(2 marks)

**Question 2**

Convert and perform the arithmetic operation below. You are required to show the conversion procedure algorithmically.

- (a) Convert **&679** to hexadecimal form. (3 marks)
- (b) Convert **%11010011** to decimal form. (3 marks)
- (c) Convert two unsigned hexadecimal numbers **\$AB** and **\$13** into binary form and perform the binary number addition for these two numbers (**\$AB+\$13**). (4 marks)
- (d) By using two's complement, perform the following operation.  
**Note:** *Your calculations should be in 8-bit integer numbers.*  
**&70 - \$1F** (6 marks)
- (e) By referring to Question 2(d), what happens to the status of C-bit and H-bit in CCR register and justify your answer. (4 marks)

**Question 3**

- (a) Explain the function of each register below:  
(i) Memory Address Register (MAR) (2 marks)  
(ii) Stack Pointer (SP) (2 marks)
- (b) Identify the lowest priority of Interrupt Signal in Microprocessor 6809 and describe briefly on this. (4 marks)
- (c) What is the purpose of Accumulator? (2 marks)
- (d) Explain briefly the clock signals use in MC6809 microprocessor. Draw the timing diagram of the clock signals. (5 marks)

- (e) List down the principle operation for MC6809 under control of  $\Phi 1$  and  $\Phi 2$  clocks.  
(1 mark)
- (e) Explain briefly about Address/Data bus in MC6809.  
(4 marks)

**SECTION B (Total: 40 marks)****INSTRUCTION: Answer TWO (2) questions only****Please use the answer booklet provided.****Question 4**

(a) Define the meaning of these three arithmetic instructions as stated below,

(i) SUBA

(ii) SBA

(iii) SBCA

(6 marks)

(b) Design a flow chart to subtract \$53AB from the data of memory location \$0500 and \$0501. The data are two bytes and locations \$0501 forms the LSB. The result is saved in two locations starting at \$0300 and \$0301. Location \$0300 saves the MSB result.

(4 marks)

(c) Write an assembly language program, complete with comments to represent your algorithm written in Question 4 (b). The program code also must be started at location \$0200.

**Note:** Refer to Instruction Set in Appendices.

(10 marks)



**Question 5**


(a) Explain briefly Direct Addressing Mode. (4 marks)

(b) Write an assembly language and the equivalent machine code to add data in Accumulator A with data value that is stored in memory location address \$003E by using Direct Addressing Mode.

**Note:** Refer to Instruction Set in Appendices.

(4 marks)

(c) By referring Question 5 (b) above, complete the diagram below in **Figure 1** (highlighted in grey box) after execution of the instruction. Assume that the op-code and the operand of program are kept at memory location \$4001 to \$4002 and Accumulator A stored the value \$56 before execution.



**Figure 1** : Direct Addressing Mode after execution process.

(6 marks)

(d) How many bytes are required in performing the task? (2 marks)

(e) Compute the machine cycles needed for the instruction above and calculate the time in second. Assume the crystal clock is 2 MHz.

(4 marks)

**Question 6**

- (a) Describe briefly on the Relative Addressing Modes.  
(3 marks)
- (b) Design a flow chart that squares the numbers from 1 to 9 and the each result is saved in locations \$0301 to \$0309. The result for square of 1 is saved in location \$0301 and the last memory location, \$0309 holds the result for squaring of 9.  
(5 marks)
- (c) Write an assembly language program, complete with comments to represent your algorithm written in Question 6 (a). The program also must be started at location \$0200.

**Note:** Refer to Instruction Set in Appendices.

(12 marks)

**END OF QUESTION**

# APPENDICES



APPENDIX - INSTRUCTION SET

MC6809

PROGRAMMING AID

Instruction	Forme	Addressing Modes												Description	5	3	2	1	0				
		Immediate			Direct			Indexed			Extended									Inherent			
		Op	-	#	Op	-	#	Op	-	#	Op	-	#							Op	-	#	
ABX															3A	3	1	B + X → X (Unsigned)	*	*	*	*	*
ADC	ADCA ADCB	88 C9	2 2	2 2	99 D9	4 4	2 2	A9 E9	4+ 4+	2+ 2+	B9 F9	6 6	3 3				A + M + C → A B + M + C → B	1	1	1	1	1	
ADD	ADDA ADDB ADDD	8B CB C3	2 2 4	2 2 3	9B DB D3	4 4 6	2 2 2	AB EB E3	4+ 4+ 6+	2+ 2+ 2+	B9 F9 F3	5 5 7	3 3 3				A + M → A B + M → B D + M M + 1 → D	1	1	1	1	1	
AND	ANDA ANDB ANDCC	84 C4 1C	2 2 3	2 2 2	94 D4 1C	4 4 3	2 2 2	A4 E4 E4	4+ 4+ 4+	2+ 2+ 2+	B4 F4 F4	5 5 5	3 3 3				A & M → A B & M → B CC & IMM → CC	*	1	1	0	*	
ASL	ASLA ASLB ASL														48 58	2 2	1 1		8	1	1	1	1
ASR	ASRA ASRB ASR														47 57	2 2	1 1		8	1	1	*	1
BIT	BITA BITB	85 C5	2 2	2 2	95 D5	4 4	2 2	A5 E5	4+ 4+	2+ 2+	B5 F5	5 5	3 3				Bit Test A (M & A) Bit Test B (M & B)	*	1	1	0	*	
CLR	CLRA CLRB CLR														4F 5F	2 2	1 1	0 → A 0 → B 0 → M	*	0	1	0	0
CMP	CMPA CMPB CMPD CMPS CMPU CMPX CMPY	81 C1 10 83 11 8C 11 83 8C 10	2 2 5 5 5 4 5 4 4	2 2 4 4 4 4	91 D1 10 93 11 9C 11 93 9C 10	4 4 7 7 7 7 7 7 7	2 2 3 3 3 3 3 3	A1 E1 10 A3 11 AC 11 A3 AC 10	4+ 4+ 7+ 7+ 7+ 7+ 7+ 7+ 7+	2+ 2+ 3+ 3+ 3+ 3+ 3+ 3+	B1 F1 10 B3 11 BC 11 B3 BC 10	5 5 8 8 8 8 8 8	3 3 4 4 4 4 4				Compare M from A Compare M from B Compare M M + 1 from D Compare M M + 1 from S Compare M M + 1 from U Compare M M + 1 from X Compare M M + 1 from Y	8	1	1	1	1	
COM	COMA COMB COM														43 53	2 2	1 1	A → A B → B M → M	*	1	1	0	1
CWAI		3C	2	2														CC & IMM → CC Wait for Interrupt					7
DAA															19	2	1	Decimal Adjust A	*	1	1	0	1
DEC	DECA DECB DEC														4A 5A	2 2	1 1	A - 1 → A B - 1 → B M - 1 → M	*	1	1	1	*
EOR	EORA EORB	88 C8	2 2	2 2	98 D8	4 4	2 2	A8 E8	4+ 4+	2+ 2+	B8 F8	5 5	3 3				A ⊕ M → A B ⊕ M → B	*	1	1	0	*	
EXG	R1, R2	1E	8	2														R1 → R2 R2 → R1	*	*	*	*	*
INC	INCA INCB INC														4C 5C	2 2	1 1	A + 1 → A B + 1 → B M + 1 → M	*	1	1	1	*
JMP																		EA <sup>3</sup> → PC	*	*	*	*	*
JSR																		Jump to Subroutine	*	*	*	*	*
LD	LDA LDB LDD LDS LDU LDX LDY	86 C6 CC 10 CE 8E 10 BE	2 2 3 4 3 3 4	2 2 3 4	96 D6 DC 10 DE 9E 10 9E	4 4 5 6 5 5 6	2 2 2 3 2 2 3	A6 E6 EC 10 EE AE 10 AE	4+ 4+ 5+ 6+ 5+ 5+ 6+ 6+	2+ 2+ 2+ 3+ 2+ 2+ 3+ 2+	B6 F6 FC 10 FE BE 10 BE	5 5 6 7 6 6 7	3 3 3 4 3 3 4				M → A M → B M M + 1 → D M M + 1 → S M M + 1 → U M M + 1 → X M M + 1 → Y	*	1	1	0	*	
LEA	LEAS LEAU LEAX LEAY																	EA <sup>3</sup> → S EA <sup>3</sup> → U EA <sup>3</sup> → X EA <sup>3</sup> → Y	*	*	*	*	*

LEGEND:

OP	Operation Code (Hexadecimal)	M	Complement of M	I	Test and set if true, cleared otherwise
-	Number of MPU Cycles	→	Transfer Into	*	Not Affected
#	Number of Program Bytes	+	Half-carry (from bit 3)	CC	Condition Code Register
+	Arithmetic Plus	N	Negative (sign bit)	:	Concatenation
-	Arithmetic Minus	Z	Zero result	V	Logical or
*	Multiply	V	Overflow, 2's complement	A	Logical and
		C	Carry from ALU	⊕	Logical Exclusive or

APPENDIX - INSTRUCTION SET  
MC6809

PROGRAMMING AID (CONTINUED)

Instruction	Forms	Addressing Modes												Description	5	3	2	1	0				
		Immediate			Direct			Indexed <sup>1</sup>			Extended									Inherent			
		Op	~	/	Op	~	/	Op	~	/	Op	~	/	Op	~	/	H	N	Z	V	C		
LSL	LSLA													48	2	1		*	1	1	1	1	
	LSLB													58	2	1		*	1	1	1	1	
	LSL				08	6	2	68	6+	2+	78	7	3					*	1	1	1	1	
LSR	LSRA													44	2	1		*	0	1	*	1	
	LSRB													54	2	1		*	0	1	*	1	
	LSR				04	6	2	64	6+	2+	74	7	3					*	0	1	*	1	
MUL														3D	11	1	A × B → D (Unsigned)	*	*	1	*	9	
NEG	NEGA													40	2	1	A ← 1 - A	8	1	1	1	1	
	NEGB													50	2	1	B ← 1 - B	8	1	1	1	1	
	NEG				00	6	2	60	6+	2+	70	7	3	M ← 1 - M	8	1	1	1	1				
NOP														12	2	1	No Operation	*	*	*	*	*	
OR	ORA	8A	2	2	9A	4	2	AA	4+	2+	BA	5	3	A ∨ M → A	*	1	1	0	*				
	ORB	CA	2	2	DA	4	2	EA	4+	2+	FA	5	3	B ∨ M → B	*	1	1	0	*				
	ORCC	1A	3	2													CC ∨ IMM → CC	*	*	*	*	*	
PSH	PSHS	34	5+4	2													Push Registers on S Stack	*	*	*	*	*	
	PSHU	36	5+4	2													Push Registers on L Stack	*	*	*	*	*	
PUL	PULS	35	5+4	2													Pull Registers from S Stack	*	*	*	*	*	
	PULU	37	5+4	2													Pull Registers from L Stack	*	*	*	*	*	
ROL	ROLA													49	2	1		*	1	1	1	1	
	ROLB													69	2	1		*	1	1	1	1	
	ROL				09	6	2	69	6+	2+	79	7	3					*	1	1	1	1	
ROR	RORA													46	2	1		*	1	1	*	1	
	RORB													56	2	1		*	1	1	*	1	
	ROR				06	6	2	66	6+	2+	76	7	3					*	1	1	*	1	
RTI														3B	6-15	1	Return From Interrupt	*	*	*	*	*	
RTS														39	5	1	Return from Subroutine	*	*	*	*	*	
SBC	SBCA	82	2	2	92	4	2	A2	4+	2+	B2	5	3	A - M - C → A	8	1	1	1	1				
	SBCB	C2	2	2	D2	4	2	E2	4+	2+	F2	5	3	B - M - C → B	8	1	1	1	1				
SEX														1D	2	1	Sign Extend Bit to A	*	1	1	C	*	
ST	STA				97	4	2	A7	4+	2+	B7	5	3	A ← M	*	1	1	0	*				
	STB				D7	4	2	E7	4+	2+	F7	5	3	B ← M	*	1	1	0	*				
	STD				DD	5	2	ED	5+	2+	FD	6	3	D ← M M + 1	*	1	1	*	*				
	STS					10	6	3	10	6+	3+	10	7	4	S ← M M + 1	*	1	1	*	*			
						DF	6	3	EF	6+	3+	FF	7	4		*	1	1	*	*			
						DF	5	2	EF	5+	2+	FF	6	3		*	1	1	*	*			
	STU				0F	5	2	0F	5+	2+	1F	6	3	U ← M M + 1	*	1	1	0	*				
	STX				9F	5	2	9F	5+	2+	0F	6	3	X ← M M + 1	*	1	1	0	*				
	STY				10	6	3	10	6+	3+	10	7	4	Y ← M M + 1	*	1	1	1	*				
				9F	6	3	AF	6+	3+	BF	7	4		*	1	1	1	*					
SUB	SUBA	80	2	2	90	4	2	A0	4+	2+	B0	5	3	A - M → A	8	1	1	1	1				
	SUBB	C0	2	2	D0	4	2	E0	4+	2+	F0	5	3	B - M → B	8	1	1	1	1				
	SUBD	83	4	3	93	6	2	A3	6+	2+	B3	7	3	D - M M + 1 → D	*	1	1	1	1				
SWI	SWI <sup>6</sup>													3F	19	1	Software Interrupt 1	*	*	*	*	*	
														10	20	2	Software Interrupt 2	*	*	*	*	*	
	SWI <sup>36</sup>													3F	11	20	1	Software Interrupt 3	*	*	*	*	*
														3F	11	20	1	Software Interrupt 3	*	*	*	*	*
SYNC													13	24	1	Synchronize to Interrupt	*	*	*	*	*		
TFR	R1, R2	1F	6	2													R1 → R2 <sup>2</sup>	*	*	*	*	*	
TST	TSTA													4D	2	1	Test A	*	1	1	0	*	
	TSTB													5D	2	1	Test B	*	1	1	0	*	
	TST				0D	6	2	6D	6+	2+	7D	7	3	Test M	*	1	1	0	*				

NOTES:

- This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, Table 2.
- R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.  
The 8 bit registers are: A, B, CC, DP  
The 16 bit registers are: X, Y, U, S, D, PC
- EA is the effective address.
- The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
- 5(b) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
- SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
- Conditions Codes set as a direct result of the instruction.
- Value of half-carry flag is undefined.
- Special Case - Carry set if b7 is SET.



APPENDIX - INSTRUCTION SET  
MC6809

PROGRAMMING AID (CONTINUED)

Branch Instructions

Instruction	Forms	Addressing Mode		Description	5	3	2	1	0
		OP	#						
BCC	BCC	24	3	2	Branch C=0	*	*	*	*
	LBCC	10 5(6)	4	4	Long Branch C=0	*	*	*	*
BCS	BCS	25	3	2	Branch C=1	*	*	*	*
	LBCCS	10 5(6)	4	4	Long Branch C=1	*	*	*	*
BEQ	BEQ	27	3	2	Branch Z=1	*	*	*	*
	LBEO	10 5(6)	4	4	Long Branch Z=0	*	*	*	*
BGE	BGE	2C	3	2	Branch ≥ Zero	*	*	*	*
	LBGE	10 5(6)	4	4	Long Branch ≥ Zero	*	*	*	*
BGT	BGT	2E	3	2	Branch > Zero	*	*	*	*
	LBGT	10 5(6)	4	4	Long Branch > Zero	*	*	*	*
BHI	BHI	22	3	2	Branch Higher	*	*	*	*
	LBHI	10 5(6)	4	4	Long Branch Higher	*	*	*	*
BHS	BHS	24	3	2	Branch Higher or Same	*	*	*	*
	LBHS	10 5(6)	4	4	Long Branch Higher or Same	*	*	*	*
BLE	BLE	2F	3	2	Branch ≤ Zero	*	*	*	*
	LBLE	10 5(6)	4	4	Long Branch ≤ Zero	*	*	*	*
BLO	BLO	25	3	2	Branch Lower	*	*	*	*
	LBLO	10 5(6)	4	4	Long Branch Lower	*	*	*	*

Instruction	Forms	Addressing Mode		Description	5	3	2	1	0
		OP	#						
BLS	BLS	23	3	2	Branch Lower or Same	*	*	*	*
	LBLS	10 5(6)	4	4	Long Branch Lower or Same	*	*	*	*
BLT	BLT	2D	3	2	Branch < Zero	*	*	*	*
	LBLT	10 5(6)	4	4	Long Branch < Zero	*	*	*	*
BMI	BMI	2B	3	2	Branch Minus	*	*	*	*
	LBMI	10 5(6)	4	4	Long Branch Minus	*	*	*	*
BNE	BNE	28	3	2	Branch Z=0	*	*	*	*
	LBNE	10 5(6)	4	4	Long Branch Z=0	*	*	*	*
BPL	BPL	2A	3	2	Branch Plus	*	*	*	*
	LBPL	10 5(6)	4	4	Long Branch Plus	*	*	*	*
BRA	BRA	20	3	2	Branch Always	*	*	*	*
	LBRA	16	5	3	Long Branch Always	*	*	*	*
BRN	BRN	21	3	2	Branch Never	*	*	*	*
	LB RN	10 5	4	4	Long Branch Never	*	*	*	*
BSR	BSR	8D	7	2	Branch to Subroutine	*	*	*	*
	LBSR	17	9	3	Long Branch to Subroutine	*	*	*	*
BVC	BVC	29	3	2	Branch V=0	*	*	*	*
	LBVC	10 5(6)	4	4	Long Branch V=0	*	*	*	*
BVS	BVS	29	3	2	Branch V=1	*	*	*	*
	LBVS	10 5(6)	4	4	Long Branch V=1	*	*	*	*

SIMPLE BRANCHES

	OP	#
BRA	20	3
LBRA	16	5
BRN	21	3
LBRN	1021	5
BSR	8D	7
LBSR	17	9

SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
N=1	BMI	2B	BPL	2A
Z=1	BEQ	27	BNE	28
V=1	BVS	29	BVC	28
C=1	BCS	25	BCC	24

SIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r > m	BGT	2E	BLE	2F
r ≥ m	BGE	2C	BLT	2D
r = m	BEQ	27	BNE	28
r ≤ m	BLE	2F	BGT	2E
r < m	BLT	2D	BGE	2C

UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r > m	BHI	22	BLS	23
r ≥ m	BHS	24	BLO	25
r = m	BEQ	27	BNE	28
r ≤ m	BLS	23	BHI	22
r < m	BLO	25	BHS	24

NOTES:

1. All conditional branches have both short and long variations.
2. All short branches are two bytes and require three cycles.
3. All conditional long branches are formed by prefixing the short branch opcode with 910 and using a 16-bit destination offset.
4. All conditional long branches require four bytes and six cycles if the branch is taken or five cycles if the branch is not taken.